JPH10265546A - Epoxy resin composition for sealing semiconductor - Google Patents

Epoxy resin composition for sealing semiconductor

Info

Publication number
JPH10265546A
JPH10265546A JP6360997A JP6360997A JPH10265546A JP H10265546 A JPH10265546 A JP H10265546A JP 6360997 A JP6360997 A JP 6360997A JP 6360997 A JP6360997 A JP 6360997A JP H10265546 A JPH10265546 A JP H10265546A
Authority
JP
Japan
Prior art keywords
epoxy resin
resin composition
semiconductor device
gpa
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6360997A
Other languages
Japanese (ja)
Other versions
JP3801298B2 (en
Inventor
Yumiko Tsurumi
由美子 鶴見
Masayuki Tanaka
正幸 田中
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toray Industries Inc
Original Assignee
Toray Industries Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toray Industries Inc filed Critical Toray Industries Inc
Priority to JP6360997A priority Critical patent/JP3801298B2/en
Publication of JPH10265546A publication Critical patent/JPH10265546A/en
Application granted granted Critical
Publication of JP3801298B2 publication Critical patent/JP3801298B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/153Connection portion
    • H01L2924/1531Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA

Landscapes

  • Compositions Of Macromolecular Compounds (AREA)
  • Epoxy Resins (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To obtain an epoxy resin composition excellent in adhesion properties and reliability and provide a semiconductor-device sealed with the epoxy resin composition by bringing the device smaller and to have higher performance. SOLUTION: This semiconductor-device is installed with a semiconductor element 1, a substrate 2 on which the semiconductor element 1 is mounted and an epoxy resin composition 3 for sealing the semiconductor element and the epoxy resin composition is formed solely on one side of the substrate. The epoxy resin composition contains an epoxy resin, a curing agent and an inorganic filler. The flexural modulus of elasticity of a cured resin composition is >10 GPa and <=30 GPa, the coefficient of linear expansion from 23 deg.C to the glass transition temperature is 4-10×10<-6> /K and (flexural modulus of elasticity at 23 deg.C)×(coefficient of linear expansion from 23 deg.C to the glass transition temperature)<=2×10<-4> GPa/K.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【産業上の利用分野】本発明は、樹脂封止型半導体装
置、特に半導体装置の基板部分の片面のみに封止樹脂が
成形されている半導体装置、さらに詳しくはその封止樹
脂に特徴を有する半導体装置に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a resin-sealed semiconductor device, and more particularly to a semiconductor device in which a sealing resin is molded on only one surface of a substrate portion of a semiconductor device, and more particularly, to the sealing resin. The present invention relates to a semiconductor device.

【0002】[0002]

【従来の技術】近年の電子機器のダウンサイジング化・
小型化に伴い、半導体装置は小型・薄型化、高性能化が
進んでいる。従来の半導体装置は、半導体素子とリード
フレームを用い、これらをプリント基板に実装するのに
必要な部位以外は、樹脂で覆うように両面から樹脂封止
されていた。よって、半導体装置小型化の開発は基板と
なるリードフレームと封止樹脂に関することが主であっ
た。封止樹脂の容積を小さく、薄肉化したTSOP(シ
ン・スモール・アウトライン・パッケージ)や、多ピン
化に対応したQFP(クァッド・フラット・パッケー
ジ)などが開発されてきた。
2. Description of the Related Art Recent downsizing of electronic devices
Along with miniaturization, semiconductor devices are becoming smaller, thinner, and higher in performance. A conventional semiconductor device uses a semiconductor element and a lead frame, and is resin-sealed from both sides so as to cover with a resin except for a part necessary for mounting these elements on a printed circuit board. Therefore, development of miniaturization of a semiconductor device has mainly been concerned with a lead frame serving as a substrate and a sealing resin. A thin TSOP (Thin Small Outline Package) with a small volume of the sealing resin and a QFP (Quad Flat Package) compatible with a large number of pins have been developed.

【0003】さらに、半導体装置が占める実装面積を小
さく、高性能化を図るために、半導体装置の基板の背面
に半導体装置とマザーボードを接続する端子を配置した
構造の半導体装置が開発されている。この構造の場合、
封止樹脂は基板の片面のみに成形されるため、従来の両
面成形物とは異なり、半導体装置の反りが発生しやす
い。半導体装置の反り量が大きいと、水平なマザーボー
ドに実装することが困難である。また、片面成形である
ため、基材や半導体素子との接着界面に剥離が発生する
と、サーマルサイクル試験および耐ポップコーン試験で
の故障原因となる。
Further, in order to reduce the mounting area occupied by the semiconductor device and improve the performance, a semiconductor device having a structure in which terminals for connecting the semiconductor device and the motherboard are arranged on the back surface of the substrate of the semiconductor device has been developed. With this structure,
Since the sealing resin is molded on only one side of the substrate, unlike a conventional double-sided molded product, the semiconductor device is likely to warp. If the amount of warpage of the semiconductor device is large, it is difficult to mount the semiconductor device on a horizontal motherboard. In addition, because of single-sided molding, if peeling occurs at the bonding interface with the substrate or the semiconductor element, it causes a failure in the thermal cycle test and the popcorn resistance test.

【0004】[0004]

【発明が解決しようとする課題】したがって、これまで
とは異なる形態の半導体装置に対応した密着性と半導体
装置の反り量低減に優れた封止樹脂を提供する必要があ
る。
Accordingly, there is a need to provide a sealing resin which is compatible with semiconductor devices having a different form from that of the prior art and which is excellent in reducing the amount of warpage of the semiconductor device.

【0005】すなわち、本発明の課題は、基板の片面の
みに封止樹脂が成形されている構造の半導体装置に対応
した密着性、半導体装置の反り量低減、サーマルサイク
ル性、耐ポップコーン性に優れるエポキシ樹脂組成物、
および該エポキシ樹脂組成物によって封止された半導体
装置を提供することにある。
That is, an object of the present invention is to provide a semiconductor device having a structure in which a sealing resin is molded on only one side of a substrate, and have excellent adhesiveness, a reduced amount of warpage of the semiconductor device, excellent thermal cycling properties, and excellent popcorn resistance. Epoxy resin composition,
And a semiconductor device sealed with the epoxy resin composition.

【0006】[0006]

【課題を解決するための手段】本発明者らは、基板の片
面のみに封止樹脂が成形されている構造の半導体装置に
関して、密着性の向上、反り量の低減、サーマルサイク
ル性、および耐ポップコーン性の向上を目的に鋭意検討
し、本発明に到達した。すなわち本発明は、「半導体素
子1と、該半導体素子が搭載される基板2と、該半導体
素子を封止するエポキシ樹脂組成物の硬化物3とを具備
する半導体装置であって、該基板に対して片面にのみ該
エポキシ樹脂組成物が成形されており、かつ該エポキシ
樹脂組成物の硬化物がエポキシ樹脂(A)、硬化剤
(B)、無機充填剤(C)を含んでなり、該エポキシ樹
脂組成物の硬化物が下記(イ)〜(ハ)の特性を有するもので
ある樹脂封止型半導体装置。 (イ)23℃での曲げ弾性率が、10GPaを超え、30
GPa以下 (ロ)23℃からガラス転移温度までの線膨張係数が4×
10-6〜10×10-6/K (ハ)(23℃での曲げ弾性率)×(23℃からガラス転
移温度までの線膨張係数)が2×10-4GPa/K以
下」および「半導体素子1と、該半導体素子が搭載され
る基板2と、エポキシ樹脂組成物3とを具備するもの
で、該基板に対して片面にのみ該エポキシ樹脂組成物が
成形されている半導体装置の封止用のエポキシ樹脂組成
物であって、かつ該エポキシ樹脂組成物の硬化物がエポ
キシ樹脂(A)、硬化剤(B)、無機充填剤(C)を含
んでなり、該エポキシ樹脂組成物の硬化物が下記(イ)〜
(ハ)の特性を有するものである樹脂封止型半導体装置封
止用エポキシ樹脂組成物。 (イ)23℃での曲げ弾性率が、10GPaを超え、30
GPa以下 (ロ)23℃からガラス転移温度までの線膨張係数が4×
10-6〜10×10-6/K (ハ)(23℃での曲げ弾性率)×(23℃からガラス転
移温度までの線膨張係数)が2×10-4GPa/K以
下」からなる。
Means for Solving the Problems The present inventors have developed a semiconductor device having a structure in which a sealing resin is molded on only one side of a substrate. The present inventors have conducted intensive studies for the purpose of improving popcorn properties, and have reached the present invention. That is, the present invention provides a semiconductor device comprising a semiconductor element 1, a substrate 2 on which the semiconductor element is mounted, and a cured product 3 of an epoxy resin composition for sealing the semiconductor element. On the other hand, the epoxy resin composition is molded only on one side, and a cured product of the epoxy resin composition contains an epoxy resin (A), a curing agent (B), and an inorganic filler (C). A resin-encapsulated semiconductor device in which the cured product of the epoxy resin composition has the following characteristics (a) to (c): (a) The flexural modulus at 23 ° C exceeds 10 GPa,
GPa or less (b) Coefficient of linear expansion from 23 ° C to glass transition temperature is 4 ×
10 -6 to 10 × 10 -6 / K (c) (Bending elastic modulus at 23 ° C.) × (linear expansion coefficient from 23 ° C. to glass transition temperature) is 2 × 10 −4 GPa / K or less ”and“ A semiconductor device comprising a semiconductor element 1, a substrate 2 on which the semiconductor element is mounted, and an epoxy resin composition 3, wherein the epoxy resin composition is molded on only one side of the substrate. An epoxy resin composition for stopping, wherein the cured product of the epoxy resin composition comprises an epoxy resin (A), a curing agent (B), and an inorganic filler (C). The cured product is the following (A) ~
An epoxy resin composition for encapsulating a resin-encapsulated semiconductor device having the characteristic of (c). (B) The flexural modulus at 23 ° C. exceeds 10 GPa and
GPa or less (b) Coefficient of linear expansion from 23 ° C to glass transition temperature is 4 ×
10 −6 to 10 × 10 −6 / K (c) (Bending elastic modulus at 23 ° C.) × (linear expansion coefficient from 23 ° C. to the glass transition temperature) is 2 × 10 −4 GPa / K or less. .

【0007】[0007]

【発明の実施の形態】以下、本発明の構成を詳述する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS The configuration of the present invention will be described below in detail.

【0008】本発明における半導体装置は、図1または
図2に示すように、半導体素子1と、該半導体素子が搭
載される基板2と、該半導体素子を封止するエポキシ樹
脂組成物3とを具備し、該基板の半導体素子搭載面側で
ある片面にのみエポキシ樹脂組成物3が成形されてい
る。必要に応じて半導体素子1と基板2との間に接着層
4を持つことも可能である。また基板2は通常、基板基
材2a、パターン形成された金属配線2c(図1及び図
2ではパターンは図示していない)および外部との電気
的導通をとるために、基板基材2bに貫通して部分的に
通電部2bが設けられる。また半導体素子1と金属配線
2cをつなぐリード配線5を設けることもできる。
As shown in FIG. 1 or 2, a semiconductor device according to the present invention comprises a semiconductor element 1, a substrate 2 on which the semiconductor element is mounted, and an epoxy resin composition 3 for encapsulating the semiconductor element. The epoxy resin composition 3 is formed only on one side of the substrate on the side where the semiconductor element is mounted. If necessary, an adhesive layer 4 can be provided between the semiconductor element 1 and the substrate 2. In addition, the substrate 2 usually penetrates through the substrate 2a, the patterned metal wiring 2c (the pattern is not shown in FIGS. 1 and 2), and the substrate 2b in order to establish electrical conduction with the outside. Then, the current supply unit 2b is partially provided. Further, a lead wiring 5 connecting the semiconductor element 1 and the metal wiring 2c can be provided.

【0009】本発明の半導体装置は、基板2上に半導体
素子1が搭載された半導体装置予備装置を準備し、予備
装置を配置した金型内でエポキシ樹脂組成物を成形する
ことにより得られる。成形にあたってエポキシ樹脂組成
物は通常粉末またはタブレット状態のものが使用され
る。そして、エポキシ樹脂組成物を、たとえば120〜
250℃、好ましくは150〜200℃の温度で、トラ
ンスファ成形、インジェクション成形、注型法などの方
法で、成形することによって製造される。また必要に応
じて、追加熱処理(たとえば、150〜180℃、2〜
16時間)を行うこともできる。
The semiconductor device of the present invention is obtained by preparing a semiconductor device spare device having the semiconductor element 1 mounted on the substrate 2 and molding the epoxy resin composition in a mold in which the spare device is arranged. In molding, the epoxy resin composition is usually used in the form of a powder or a tablet. And the epoxy resin composition is, for example, 120 to
It is manufactured by molding at a temperature of 250 ° C., preferably 150 to 200 ° C., by a method such as transfer molding, injection molding, and casting method. If necessary, additional heat treatment (for example, 150 to 180 ° C.,
16 hours).

【0010】本発明において、基板基材2aに用いる材
料は特に限定されないが、半導体素子が駆動することに
よって発生する熱を逃がすことから、放熱特性の良好な
材料を用い、かつ絶縁性のものであることが好ましい。
このような材料としては、合成樹脂、さらにポリイミド
が好ましい。また、半導体装置の内部応力が緩和される
ため、該基板が可撓性材料であることが好ましい。
In the present invention, the material used for the substrate 2a is not particularly limited. However, since heat generated by driving the semiconductor element is released, a material having good heat radiation characteristics and an insulating material are used. Preferably, there is.
As such a material, a synthetic resin and further a polyimide are preferable. In addition, since the internal stress of the semiconductor device is reduced, the substrate is preferably made of a flexible material.

【0011】本発明におけるエポキシ樹脂組成物の硬化
物の23℃での曲げ弾性率が10をGPa超え30GP
a以下、23℃からガラス転移温度までの線膨張係数が
4×10-6〜10×10-6/Kであり、かつ、(23℃
での曲げ弾性率)×(23℃からガラス転移温度までの
線膨張係数)2×10-4GPa/K以下であることが必
要である。この範囲の物性を満たす場合のみ、密着性が
良好で、半導体装置の内部応力が小さく、信頼性の高い
半導体装置が得られる。ガラス状領域での線膨張係数が
大きい場合は、半導体装置の反り量が大きく、サーマル
サイクル性、および耐ポップコーン性が劣る。線膨張係
数が小さい場合は、樹脂と基板の界面に剥離が発生しや
すく、サーマルサイクル性が劣る。曲げ弾性率が大きい
の場合は、封止樹脂と基板や半導体素子との密着性が低
下する。曲げ弾性率が低い場合は作業性が悪い。また、
エポキシ樹脂組成物の硬化物の23℃での曲げ弾性率が
≦30GPa、23℃からガラス転移温度までの線膨張
係数が4〜10×10-6/Kであっても、(23℃での
曲げ弾性率)×(23℃からガラス転移温度までの線膨
張係数)が2×10-4GPa/Kを超える場合は、半導
体装置の反り量が大きく、密着性が低下する。
The cured product of the epoxy resin composition of the present invention has a flexural modulus at 23 ° C. of more than 10 GPa and 30 GPa.
a, the coefficient of linear expansion from 23 ° C. to the glass transition temperature is 4 × 10 −6 to 10 × 10 −6 / K, and (23 ° C.
Flexural modulus) × (linear expansion coefficient from 23 ° C. to the glass transition temperature) 2 × 10 −4 GPa / K or less. Only when the physical properties in this range are satisfied, a semiconductor device having good adhesion, small internal stress of the semiconductor device, and high reliability can be obtained. When the coefficient of linear expansion in the glassy region is large, the amount of warpage of the semiconductor device is large, and the thermal cycling property and popcorn resistance are poor. If the coefficient of linear expansion is small, peeling is likely to occur at the interface between the resin and the substrate, resulting in poor thermal cycling properties. When the flexural modulus is large, the adhesion between the sealing resin and the substrate or semiconductor element is reduced. When the flexural modulus is low, workability is poor. Also,
Even if the cured product of the epoxy resin composition has a flexural modulus at 23 ° C. of ≦ 30 GPa and a coefficient of linear expansion from 23 ° C. to the glass transition temperature of 4 to 10 × 10 −6 / K, (23 ° C. When the flexural modulus) × (linear expansion coefficient from 23 ° C. to the glass transition temperature) exceeds 2 × 10 −4 GPa / K, the amount of warpage of the semiconductor device is large, and the adhesion is reduced.

【0012】ここでいう硬化物とは、本発明のエポキシ
樹脂組成物を、たとえば120〜250℃、好ましくは
150〜200℃の温度で、トランスファ成形、インジ
ェクション成形、注型法などの方法で成型し、必要に応
じて、追加熱処理(たとえば、150〜180℃、2〜
16時間)を行って得られ、通常はエポキシ基の化学反
応またはエポキシ樹脂組成物の物理的物性がほぼ飽和に
達したものである。
The term "cured product" as used herein means that the epoxy resin composition of the present invention is molded at a temperature of, for example, 120 to 250 ° C., preferably 150 to 200 ° C. by a method such as transfer molding, injection molding, or casting. And, if necessary, additional heat treatment (for example,
16 hours), and usually the chemical reaction of the epoxy group or the physical properties of the epoxy resin composition almost reached saturation.

【0013】本発明におけるエポキシ樹脂組成物には、
エポキシ樹脂(A)が通常配合される。このようなもの
としては、1分子中にエポキシ基を2個以上有するもの
であれば特に限定されない。
The epoxy resin composition of the present invention comprises:
Epoxy resin (A) is usually blended. Such a material is not particularly limited as long as it has two or more epoxy groups in one molecule.

【0014】たとえば、クレゾールノボラック型エポキ
シ樹脂、フェノールノボラック型エポキシ樹脂、ビフェ
ニル型エポキシ樹脂、ナフタレン型エポキシ樹脂、ビス
フェノールAやレゾルシンなどから合成される各種ノボ
ラック型エポキシ樹脂、線状脂肪族エポキシ樹脂、脂環
式エポキシ樹脂、複素環式エポキシ樹脂、ハロゲン化エ
ポキシ樹脂などがあげられる。
For example, cresol novolak type epoxy resin, phenol novolak type epoxy resin, biphenyl type epoxy resin, naphthalene type epoxy resin, various novolak type epoxy resins synthesized from bisphenol A, resorcinol, etc., linear aliphatic epoxy resin, fatty acid A cyclic epoxy resin, a heterocyclic epoxy resin, a halogenated epoxy resin and the like can be mentioned.

【0015】用途によっては二種以上のエポキシ樹脂を
併用してもよいが、耐熱性および耐湿性の点から、ビフ
ェニル型エポキシ樹脂を前エポキシ樹脂中に50%以上
含むことが好ましい。本発明のエポキシ樹脂組成物中の
エポキシ樹脂の含有量は2〜15重量%、さらには2〜
12重量%が好ましい。
Depending on the application, two or more epoxy resins may be used in combination. However, from the viewpoint of heat resistance and moisture resistance, it is preferable that the pre-epoxy resin contains at least 50% of a biphenyl type epoxy resin. The content of the epoxy resin in the epoxy resin composition of the present invention is 2 to 15% by weight, more preferably 2 to 15% by weight.
12% by weight is preferred.

【0016】本発明のエポキシ樹脂組成物には、硬化剤
(B)が通常配合される。このようなものとしては、エ
ポキシ樹脂(A)と反応して硬化させるものであれば特
に限定されず、これらの具体例としては、たとえばフェ
ノールノボラック樹脂、クレゾールノボラック樹脂、フ
ェノールアラルキル樹脂、テルペン骨格含有フェノール
樹脂、トリスヒドロキシフェニルメタン、ビスフェノー
ルAやレゾルシンから合成される各種ノボラック樹脂、
レゾール樹脂、ポリビニルフェノールなどの各種多価フ
ェノール化合物、無水マレイン酸、無水フタル酸、無水
ピロメリット酸などの酸無水物およびメタフェニレンジ
アミン、ジアミノジフェニルメタン、ジアミノジフェン
ルスルホンなどの芳香族アミンなどがあげられる。なか
でも、密着性の点から1分子中に水酸基を2個以上有す
るフェノール化合物が好ましく、なかでもフェノールノ
ボラック樹脂、フェノールアラルキル樹脂などが好まし
い。
The curing agent (B) is usually added to the epoxy resin composition of the present invention. Such a resin is not particularly limited as long as it reacts with the epoxy resin (A) and is cured. Specific examples thereof include a phenol novolak resin, a cresol novolak resin, a phenol aralkyl resin, and a terpene skeleton-containing resin. Various novolak resins synthesized from phenolic resins, trishydroxyphenylmethane, bisphenol A and resorcinol,
Various polyhydric phenol compounds such as resole resin and polyvinyl phenol, acid anhydrides such as maleic anhydride, phthalic anhydride, and pyromellitic anhydride, and aromatic amines such as metaphenylenediamine, diaminodiphenylmethane, diaminodiphenylsulfone, etc. can give. Among them, a phenol compound having two or more hydroxyl groups in one molecule is preferable from the viewpoint of adhesion, and a phenol novolak resin and a phenol aralkyl resin are particularly preferable.

【0017】本発明において、エポキシ樹脂(A)と硬
化剤(B)の配合比に関しては特に制限はないが、得ら
れるエポキシ樹脂の硬化物および半導体装置の機械的性
質および密着性の点から(A)に対する(B)の化学当
量比が0.5〜1.5、特に0.8〜1.2の範囲にあ
ることが好ましい。本発明のエポキシ樹脂組成物中の硬
化剤の含有量は2〜15重量%、さらには2〜12重量
%が好ましい。
In the present invention, the mixing ratio of the epoxy resin (A) and the curing agent (B) is not particularly limited. However, from the viewpoint of the mechanical properties and adhesion of the cured product of the epoxy resin and the semiconductor device, It is preferable that the chemical equivalent ratio of (B) to A) is in the range of 0.5 to 1.5, particularly 0.8 to 1.2. The content of the curing agent in the epoxy resin composition of the present invention is preferably 2 to 15% by weight, more preferably 2 to 12% by weight.

【0018】また、本発明においてエポキシ樹脂(A)
と硬化剤(B)の硬化反応を促進するための硬化触媒を
用いてもよい。硬化触媒は硬化反応を促進するものなら
ば特に限定されず、たとえば2−メチルイミダゾール、
2,4−ジメチルイミダゾール、2−メチル−4−メチ
ルイミダゾール、2−ヘプタデシルイミダゾールなどの
イミダゾール化合物、トリエチルアミン、ベンジルジメ
チルアミン、α−メチルベンジルジメチルアミン、2−
(ジメチルアミノメチル)フェノール、2,4,6−ト
リス(ジメチルアミノメチル)フェノール、1,8−ジ
アザビシクロ(5,4,0)ウンデセン−7、1,5−
ジアザビシクロ(4,3,0)ノネン−5などの3級ア
ミン化合物、ジルコニウムテトラメトキシド、ジルコニ
ウムテトラプロポキシド、テトラキス(アセチルアセト
ナト)ジルコニウム、トリ(アセチルアセトナト)アル
ミニウムなどの有機金属化合物およびトリフェニルホス
フィン、トリメチルホスフィン、トリエチルホスフィ
ン、トリブチルホスフィン、トリ(p−メチルフェニ
ル)ホスフィン、トリ(ノニルフェニル)ホスフィン、
トリフェニルホスフィン・トリフェニルボラン、テトラ
フェニルホスフォニウム・テトラフェニルボレートなど
の有機ホスフィン化合物があげられる。なかでも反応性
の点からトリフェニルホスフィンやテトラフェニルホス
フォニウム・テトラフェニルボレートや1,8−ジアザ
ビシクロ(5,4,0)ウンデセン−7が特に好ましく
用いられる。これらの硬化触媒は、用途によっては2種
以上を併用してもよく、その添加量はエポキシ樹脂
(A)100重量部に対して0.01〜10重量部の範
囲が好ましい。
In the present invention, the epoxy resin (A)
A curing catalyst for accelerating the curing reaction between the curing agent (B) and the curing agent (B) may be used. The curing catalyst is not particularly limited as long as it promotes the curing reaction. For example, 2-methylimidazole,
Imidazole compounds such as 2,4-dimethylimidazole, 2-methyl-4-methylimidazole, 2-heptadecylimidazole, triethylamine, benzyldimethylamine, α-methylbenzyldimethylamine,
(Dimethylaminomethyl) phenol, 2,4,6-tris (dimethylaminomethyl) phenol, 1,8-diazabicyclo (5,4,0) undecene-7,1,5-
Tertiary amine compounds such as diazabicyclo (4,3,0) nonene-5; organometallic compounds such as zirconium tetramethoxide, zirconium tetrapropoxide, tetrakis (acetylacetonato) zirconium, and tri (acetylacetonato) aluminum; Phenylphosphine, trimethylphosphine, triethylphosphine, tributylphosphine, tri (p-methylphenyl) phosphine, tri (nonylphenyl) phosphine,
Organic phosphine compounds such as triphenylphosphine / triphenylborane and tetraphenylphosphonium / tetraphenylborate are exemplified. Among them, triphenylphosphine, tetraphenylphosphonium tetraphenylborate and 1,8-diazabicyclo (5,4,0) undecene-7 are particularly preferably used from the viewpoint of reactivity. Two or more of these curing catalysts may be used in combination depending on the application, and the addition amount thereof is preferably in the range of 0.01 to 10 parts by weight based on 100 parts by weight of the epoxy resin (A).

【0019】本発明のエポキシ樹脂組成物においては通
常充填剤(C)が配合され、非晶性シリカ、結晶性シリ
カ、炭酸カルシウム、炭酸マグネシウム、アルミナ、マ
グネシア、クレー、タルク、ケイ酸カルシウム、酸化チ
タン、酸化アンチモン、アスベスト、ガラス繊維なおが
あげられるが、中でも非晶性シリカは線膨張係数を低下
させる効果が大きく、低応力化に有効なため好ましく用
いられる。非晶性シリカの例としては、石英を溶融して
製造した溶融シリカや、各種合成法で製造された合成シ
リカがあげられ、破砕状のものや球状のものが用いられ
る。
In the epoxy resin composition of the present invention, a filler (C) is generally blended, and amorphous silica, crystalline silica, calcium carbonate, magnesium carbonate, alumina, magnesia, clay, talc, calcium silicate, oxide Titanium, antimony oxide, asbestos, and glass fiber are also preferable. Among them, amorphous silica is preferably used because it has a large effect of lowering the coefficient of linear expansion and is effective in reducing stress. Examples of the amorphous silica include fused silica produced by melting quartz and synthetic silica produced by various synthetic methods, and crushed or spherical ones are used.

【0020】本発明において、充填剤(C)の配合量
は、特に限定されないが、本発明の硬化物の室温での曲
げ弾性率が30GPa以下、室温からガラス転移温度ま
での線膨張係数が4×10-6〜10×10-6/Kである
ために、エポキシ樹脂組成物全体の80〜95重量%、
さらに85〜93重量%であることが好ましい。
In the present invention, the blending amount of the filler (C) is not particularly limited, but the cured product of the present invention has a flexural modulus at room temperature of 30 GPa or less and a linear expansion coefficient from room temperature to the glass transition temperature of 4%. × to be 10 -6 ~10 × 10 -6 / K , 80~95 wt% of the total epoxy resin composition,
Further, the content is preferably 85 to 93% by weight.

【0021】本発明のエポキシ樹脂組成物においては、
シランカップリング剤、チタネートカップリング剤など
のカップリング剤を配合することができ、なかでも、こ
れらカップリング剤で前もって充填剤を表面処理してお
くことが信頼性の点で好ましい。シランカップリング剤
として、アルコキシ基および「エポキシ基、アミノ基、
メルカプト基、などの官能基が結合した炭化水素基」が
ケイ素原子に結合したシランカップリング剤が好ましく
用いられる。なかでも、流動性の点から、アミノ基を有
するシランカップリング剤を用いることが特に好まし
い。
In the epoxy resin composition of the present invention,
Coupling agents such as a silane coupling agent and a titanate coupling agent can be blended. Among them, it is preferable from the standpoint of reliability that the filler be surface-treated with these coupling agents in advance. As silane coupling agents, alkoxy groups and "epoxy groups, amino groups,
A silane coupling agent having a "hydrocarbon group having a functional group such as a mercapto group" bonded to a silicon atom is preferably used. Among them, it is particularly preferable to use a silane coupling agent having an amino group from the viewpoint of fluidity.

【0022】本発明のエポキシ樹脂組成物にはエラスト
マー(D)を配合することができ、半導体装置反り量の
低減、低応力化の効果がある。このようなものとして
は、たとえば、シリコーンゴム、EPR、EPDM、S
EBSなどのオレフィン系共重合体、ニトリルゴム、ポ
リブタジエンゴム、変性シリコーンオイルなどがあげら
れる。また、エラストマー(D)以外にもポリエチレン
などの熱可塑性樹脂を低応力化剤として配合することが
できる。本発明の硬化物の室温での曲げ弾性率が30G
Pa以下とするために、これらのエラストマー、低応力
化剤を用いることが好ましい。
The epoxy resin composition of the present invention can contain an elastomer (D), which has the effect of reducing the warpage of the semiconductor device and reducing the stress. Such materials include, for example, silicone rubber, EPR, EPDM, S
Examples include olefin copolymers such as EBS, nitrile rubber, polybutadiene rubber, and modified silicone oil. In addition to the elastomer (D), a thermoplastic resin such as polyethylene can be blended as a stress reducing agent. Flexural modulus at room temperature of the cured product of the present invention is 30G
In order to make it Pa or less, it is preferable to use these elastomers and stress reducing agents.

【0023】本発明のエポキシ樹脂組成物にはハロゲン
化エポキシ樹脂などのハロゲン化合物、リン化合物など
の難燃剤、三酸化アンチモンなどの難燃助剤、カーボン
ブラック、酸化鉄などの着色剤、長鎖脂肪酸、長鎖脂肪
酸の金属塩、長鎖脂肪酸のエステル、長鎖脂肪酸のアミ
ド、パラフィンワックスなどの離型剤および有機過酸化
物などの架橋剤を任意に添加することができる。
The epoxy resin composition of the present invention contains a halogen compound such as a halogenated epoxy resin, a flame retardant such as a phosphorus compound, a flame retardant auxiliary such as antimony trioxide, a colorant such as carbon black and iron oxide, a long chain. A releasing agent such as a fatty acid, a metal salt of a long-chain fatty acid, an ester of a long-chain fatty acid, an amide of a long-chain fatty acid, paraffin wax and a crosslinking agent such as an organic peroxide can be optionally added.

【0024】本発明のエポキシ樹脂組成物はこれら原料
を溶融混練して得ることが好ましく、たとえばバンバリ
ーミキサー、ニーダー、ロール、単軸もしくは二軸の押
し出し機およびコニーダーなどの公知の混練方法を用い
て溶融混練することにより、製造される。そしてペレッ
トやパウダー状のエポキシ樹脂を用いて、基板2上に半
導体素子1が搭載された半導体装置予備装置を配置した
金型内で成形することにより半導体装置が得られる。特
に本発明のエポキシ樹脂組成物は、エポキシ樹脂組成物
を実質的に囲む構造体を有さない半導体装置に有利であ
る。
The epoxy resin composition of the present invention is preferably obtained by melting and kneading these raw materials. For example, a known kneading method such as a Banbury mixer, a kneader, a roll, a single or twin screw extruder and a co-kneader may be used. It is manufactured by melt-kneading. Then, a semiconductor device is obtained by molding using a pellet or a powdery epoxy resin in a mold in which a semiconductor device spare device in which the semiconductor element 1 is mounted on the substrate 2 is arranged. In particular, the epoxy resin composition of the present invention is advantageous for a semiconductor device having no structure substantially surrounding the epoxy resin composition.

【0025】[0025]

【実施例】以下、実施例により本発明を具体的に説明す
る。なお、表2の値は、重量部を示す。
The present invention will be described below in detail with reference to examples. The values in Table 2 indicate parts by weight.

【0026】実施例1〜5、比較例1〜4 表1、2に示した成分を、表3に示した組成比でミキサ
ーによりドライブレンドした。これを、ロール表面温度
90℃のミキシングロールを用いて5分間加熱混練後、
冷却粉砕してエポキシ樹脂組成物を製造した。
Examples 1 to 5 and Comparative Examples 1 to 4 The components shown in Tables 1 and 2 were dry-blended by a mixer at the composition ratios shown in Table 3. This was heated and kneaded for 5 minutes using a mixing roll having a roll surface temperature of 90 ° C.
The mixture was cooled and pulverized to produce an epoxy resin composition.

【0027】[0027]

【表1】 [Table 1]

【化1】 (nは0以上の整数。)Embedded image (N is an integer of 0 or more.)

【0028】[0028]

【表2】 [Table 2]

【0029】この組成物を用い、低圧トランスファー成
形法により成形温度175℃、成形時間2分、トランス
ファー圧力7MPaの条件で成形し、180℃×5時間
の条件でポストキュアして、各組成物の曲げ弾性率、線
膨張係数を測定した。線膨張係数はTMAを用い、 2
3℃とガラス転移温度との間の熱膨張曲線から平均値を
求めた。曲げ弾性率は、室温下で3点曲げ試験を行い、
荷重−たわみ曲線から求めた。この結果を表3に示す。
This composition was molded by a low pressure transfer molding method under the conditions of a molding temperature of 175 ° C., a molding time of 2 minutes, and a transfer pressure of 7 MPa, and was post-cured at 180 ° C. for 5 hours. The flexural modulus and the coefficient of linear expansion were measured. The coefficient of linear expansion uses TMA.
The average value was determined from the thermal expansion curve between 3 ° C. and the glass transition temperature. The flexural modulus performs a three-point bending test at room temperature.
It was determined from a load-deflection curve. Table 3 shows the results.

【0030】また組成物を用い、図3に示す形状の半導
体装置予備装置を金型内に設けて、上述と同じ条件でト
ランスファー成形およびポストキュアーし、図2に示す
ような模擬半導体装置を組み立てた。次の物性測定法に
より、各組成物、半導体装置の物性を測定した。模擬半
導体装置は図2において、半導体素子1と該半導体素子
が搭載される基板2とこの組成物を用いた半導体素子を
封止するエポキシ樹脂組成物3とを具備し、該基板2は
PIフィルムによって形成されている。
Using the composition, a semiconductor device spare device having the shape shown in FIG. 3 is provided in a mold, and transfer molding and post-curing are performed under the same conditions as described above to assemble a simulated semiconductor device as shown in FIG. Was. The physical properties of each composition and semiconductor device were measured by the following physical property measurement methods. The simulated semiconductor device shown in FIG. 2 includes a semiconductor element 1, a substrate 2 on which the semiconductor element is mounted, and an epoxy resin composition 3 for encapsulating the semiconductor element using this composition. Is formed by

【0031】なお図2の半導体装置の各部分の寸法は以
下のとおりである。
The dimensions of each part of the semiconductor device shown in FIG. 2 are as follows.

【0032】 半導体素子1: 7×7×0.5mm 接着層4厚み: 0.1mm エポキシ樹脂3:20×20×1.0 mm 金属配線2c厚み:0.1mm 基板基材厚み: 0.15mm PIフィルム剥離強度:上記の成形方法で、縦10×横
10mm、高さ5mmの四角柱をPIフィルム上に成形
し、180度剥離試験により剥離強度を測定した。この
値は基板と封止樹脂との密着性を反映する。
Semiconductor element 1: 7 × 7 × 0.5 mm Adhesive layer 4 thickness: 0.1 mm Epoxy resin 3: 20 × 20 × 1.0 mm Metal wiring 2c thickness: 0.1 mm Substrate base material thickness: 0.15 mm PI film Peel strength: A square pillar having a length of 10 × 10 mm and a height of 5 mm was formed on a PI film by the above-mentioned forming method, and the peel strength was measured by a 180 ° peel test. This value reflects the adhesion between the substrate and the sealing resin.

【0033】パッケージ反り量:模擬半導体装置平面部
の対角線上を表面あらさ計を用いて表面の凹凸を測定
し、水平方向から見た場合の最下点と最上点との間の距
離を垂直方向で測定した。
Package warpage: The surface roughness is measured using a surface roughness meter on the diagonal line of the simulated semiconductor device plane, and the distance between the lowest point and the highest point when viewed from the horizontal direction is determined in the vertical direction. Was measured.

【0034】サーマルサイクル性:模擬半導体装置を−
65℃×30min、常温×10min、150℃×3
0min、常温×10minを1サイクルとして、半導
体装置20個を用いて放置試験を行った。100cyc
le放置後に、半導体装置を分解して内部を目視で観察
し、樹脂部分のクラックの発生、半導体素子の割れを故
障として判定し、故障率を求めた。
Thermal cyclability: Simulated semiconductor device
65 ° C × 30min, room temperature × 10min, 150 ° C × 3
A leaving test was performed using 20 semiconductor devices with 0 min, normal temperature × 10 min as one cycle. 100 cyc
After leaving for a while, the semiconductor device was disassembled and the inside was visually observed. Cracking of the resin portion and cracking of the semiconductor element were determined as failures, and the failure rate was determined.

【0035】ポップコーン試験:模擬半導体装置20個
を85℃/85%RHで48時間加湿後、最高温度24
5℃のIRリフロー炉で加熱処理し、半導体装置のPI
フィルム基板と樹脂界面の剥離の有無を目視で観察し
た。故障率として、剥離の発生したパッケージの割合を
求めた。
Popcorn test: 20 simulated semiconductor devices were humidified at 85 ° C./85% RH for 48 hours, and then a maximum temperature of 24
Heat treatment in a 5 ° C. IR reflow furnace,
The presence or absence of peeling at the interface between the film substrate and the resin was visually observed. As the failure rate, the ratio of the packages where peeling occurred was obtained.

【0036】これらの結果を表3に示す。Table 3 shows the results.

【0037】[0037]

【表3】 [Table 3]

【0038】表3に見られるように、本発明のエポキシ
樹脂組成物、および樹脂封止型半導体装置は、密着性、
パッケージ反り量の低減、サーマルサイクル性、耐ポッ
プコーン性に優れている。これに対して、曲げ弾性率が
本発明の30GPa以下ではなく、11.2GPaであ
る比較例1はパッケージ反り量は小さいが、そのほかの
物性が劣っている。また、線膨張係数が本発明の範囲で
ない11×10-6/Kである比較例2は、密着性は優れ
るものの、パッケージ反り量、耐ポップコーン性、サー
マルサイクル性が劣っている。また、線膨張係数3×1
-6/Kの比較例3はパッケージ反り量は小さく、サー
マルサイクル性も良好だが、密着性、耐ポップコーン性
は劣っている。(曲げ弾性率)×(線膨張係数)が2.
05×10-4GPa/Kの比較例4はすべての物性が劣
っている。
As can be seen from Table 3, the epoxy resin composition of the present invention and the resin-encapsulated semiconductor device exhibited excellent adhesion,
Excellent package warpage, thermal cycling and popcorn resistance. On the other hand, Comparative Example 1 having a flexural modulus of 11.2 GPa instead of 30 GPa or less according to the present invention has a small package warpage, but is inferior in other physical properties. Comparative Example 2 having a coefficient of linear expansion of 11 × 10 −6 / K, which is not in the range of the present invention, is excellent in adhesion, but inferior in package warpage, popcorn resistance, and thermal cycling. The coefficient of linear expansion is 3 × 1
Comparative Example 3 of 0 -6 / K has a small amount of package warpage and good thermal cyclability, but is inferior in adhesion and popcorn resistance. (Flexural modulus) × (linear expansion coefficient) is 2.
Comparative Example 4 of 05 × 10 −4 GPa / K is inferior in all physical properties.

【0039】[0039]

【発明の効果】本発明の樹脂組成物によれば密着性、半
導体装置の反り量の低減に優れ、該樹脂組成物を用いた
該半導体装置はサーマルサイクル性、耐ポップコーン性
に優れている。
According to the resin composition of the present invention, the adhesion is excellent and the amount of warpage of the semiconductor device is reduced, and the semiconductor device using the resin composition is excellent in thermal cycling and popcorn resistance.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の半導体装置の一態様を示す模式図(断
面)
FIG. 1 is a schematic view (cross section) illustrating one embodiment of a semiconductor device of the present invention.

【図2】本発明の半導体装置の一態様を示す模式図(断
面)
FIG. 2 is a schematic view (cross section) illustrating one embodiment of a semiconductor device of the present invention.

【図3】本発明の実施例に使用した半導体装置予備装置
の模式図(断面)
FIG. 3 is a schematic view (cross section) of a semiconductor device spare device used in an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1:半導体素子 2:基板 2a:基板基材 2b:通電部 2c:金属配線 3:エポキシ樹脂組成物 4:接着層 5:リード線 6:半田ボール 1: Semiconductor element 2: Substrate 2a: Substrate base material 2b: Conducting part 2c: Metal wiring 3: Epoxy resin composition 4: Adhesive layer 5: Lead wire 6: Solder ball

───────────────────────────────────────────────────── フロントページの続き (51)Int.Cl.6 識別記号 FI H01L 23/29 H01L 23/30 R 23/31 ──────────────────────────────────────────────────の Continued on the front page (51) Int.Cl. 6 Identification code FI H01L 23/29 H01L 23/30 R 23/31

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 半導体素子1と、該半導体素子が搭載さ
れる基板2と、該半導体素子を封止するエポキシ樹脂組
成物の硬化物3とを具備する半導体装置であって、該基
板に対して片面にのみ該エポキシ樹脂組成物が成形され
ており、かつ該エポキシ樹脂組成物の硬化物がエポキシ
樹脂(A)、硬化剤(B)、無機充填剤(C)を含んで
なり、該エポキシ樹脂組成物の硬化物が下記(イ)〜(ハ)の
特性を有するものである樹脂封止型半導体装置。 (イ)23℃での曲げ弾性率が、10GPaを超え、30
GPa以下 (ロ)23℃からガラス転移温度までの線膨張係数が4×
10-6〜10×10-6/K (ハ)(23℃での曲げ弾性率)×(23℃からガラス転
移温度までの線膨張係数)が2×10-4GPa/K以下
1. A semiconductor device comprising a semiconductor element 1, a substrate 2 on which the semiconductor element is mounted, and a cured product 3 of an epoxy resin composition for encapsulating the semiconductor element. The epoxy resin composition is molded only on one side, and the cured product of the epoxy resin composition comprises an epoxy resin (A), a curing agent (B), and an inorganic filler (C). A resin-encapsulated semiconductor device, wherein a cured product of the resin composition has the following characteristics (a) to (c). (B) The flexural modulus at 23 ° C. exceeds 10 GPa and
GPa or less (b) Coefficient of linear expansion from 23 ° C to glass transition temperature is 4 ×
10 −6 to 10 × 10 −6 / K (c) (Bending elastic modulus at 23 ° C.) × (linear expansion coefficient from 23 ° C. to glass transition temperature) is 2 × 10 −4 GPa / K or less
【請求項2】 半導体素子1と、該半導体素子が搭載さ
れる基板2と、エポキシ樹脂組成物3とを具備するもの
で、該基板に対して片面にのみ該エポキシ樹脂組成物が
成形されている半導体装置の封止用のエポキシ樹脂組成
物であって、かつ該エポキシ樹脂組成物の硬化物がエポ
キシ樹脂(A)、硬化剤(B)、無機充填剤(C)を含
んでなり、該エポキシ樹脂組成物の硬化物が下記(イ)〜
(ハ)の特性を有するものである樹脂封止型半導体装置封
止用エポキシ樹脂組成物。 (イ)23℃での曲げ弾性率が、10GPaを超え、30
GPa以下 (ロ)23℃からガラス転移温度までの線膨張係数が4×
10-6〜10×10-6/K (ハ)(23℃での曲げ弾性率)×(23℃からガラス転
移温度までの線膨張係数)が2×10-4GPa/K以下
2. A semiconductor device comprising: a semiconductor element 1; a substrate 2 on which the semiconductor element is mounted; and an epoxy resin composition 3. The epoxy resin composition is molded on only one surface of the substrate. An epoxy resin composition for encapsulating a semiconductor device, wherein the cured product of the epoxy resin composition comprises an epoxy resin (A), a curing agent (B), and an inorganic filler (C). The cured product of the epoxy resin composition is the following (A) ~
An epoxy resin composition for encapsulating a resin-encapsulated semiconductor device having the characteristic of (c). (B) The flexural modulus at 23 ° C. exceeds 10 GPa and
GPa or less (b) Coefficient of linear expansion from 23 ° C to glass transition temperature is 4 ×
10 −6 to 10 × 10 −6 / K (c) (Bending elastic modulus at 23 ° C.) × (linear expansion coefficient from 23 ° C. to glass transition temperature) is 2 × 10 −4 GPa / K or less
【請求項3】 該エポキシ樹脂組成物がエラストマー
(D)を含んでなることを特徴とする請求項1記載の樹
脂封止型半導体装置。
3. The resin-sealed semiconductor device according to claim 1, wherein said epoxy resin composition comprises an elastomer (D).
【請求項4】 該エポキシ樹脂組成物がエラストマー
(D)を含んでなることを特徴とする請求項2記載の半
導体封止用エポキシ樹脂組成物。
4. The epoxy resin composition for semiconductor encapsulation according to claim 2, wherein said epoxy resin composition comprises an elastomer (D).
JP6360997A 1997-01-23 1997-03-17 Epoxy resin composition for semiconductor encapsulation Expired - Lifetime JP3801298B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6360997A JP3801298B2 (en) 1997-01-23 1997-03-17 Epoxy resin composition for semiconductor encapsulation

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP1072197 1997-01-23
JP9-10721 1997-01-23
JP6360997A JP3801298B2 (en) 1997-01-23 1997-03-17 Epoxy resin composition for semiconductor encapsulation

Publications (2)

Publication Number Publication Date
JPH10265546A true JPH10265546A (en) 1998-10-06
JP3801298B2 JP3801298B2 (en) 2006-07-26

Family

ID=26346037

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6360997A Expired - Lifetime JP3801298B2 (en) 1997-01-23 1997-03-17 Epoxy resin composition for semiconductor encapsulation

Country Status (1)

Country Link
JP (1) JP3801298B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019172738A (en) * 2018-03-27 2019-10-10 信越化学工業株式会社 Epoxy resin composition and semiconductor device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2019172738A (en) * 2018-03-27 2019-10-10 信越化学工業株式会社 Epoxy resin composition and semiconductor device

Also Published As

Publication number Publication date
JP3801298B2 (en) 2006-07-26

Similar Documents

Publication Publication Date Title
EP0867475B1 (en) Epoxy resin composition to seal semiconductors and resin-sealed semiconductor device
US6521354B1 (en) Epoxy resin composition and semiconductor device
JP3836244B2 (en) Resin-sealed semiconductor device
JPH08157561A (en) Semiconductor-sealing epoxy resin composition and semiconductor device
JP3397176B2 (en) Liquid epoxy resin composition and semiconductor device
JP2000022049A (en) Resin-sealed semiconductor device and epoxy resin composition for sealing the same
JP4348775B2 (en) Epoxy resin composition
JP3801298B2 (en) Epoxy resin composition for semiconductor encapsulation
JP3317115B2 (en) Epoxy resin composition for sealing material, method for producing the same, and inorganic filler
JPH10212342A (en) Epoxy resin composition
JP4033990B2 (en) Resin-sealed semiconductor device and resin composition for sealing semiconductor device
JPH0782343A (en) Epoxy resin composition for sealing semiconductor and semiconductor device sealed therewith
JP2003268071A (en) Epoxy resin composition and semiconductor device using the same
JP2001114994A (en) Epoxy resin composition and semiconductor device
JPH10237160A (en) Epoxy resin composition, and semiconductor device
JPH10212338A (en) Epoxy resin composition
JP4872161B2 (en) Epoxy resin composition and semiconductor device using the same
JP3413923B2 (en) Epoxy resin composition for semiconductor encapsulation and resin-encapsulated semiconductor device
JP3451690B2 (en) Epoxy resin composition for semiconductor encapsulation
JP3956717B2 (en) Epoxy resin composition for sealing and single-side sealed semiconductor device
JPH10270610A (en) Resin sealed semiconductor device
JPH0977850A (en) Epoxy resin composition and resin-sealed semiconductor device
JP2003252961A (en) Epoxy-based resin composition and semiconductor device using the composition
JP2002275246A (en) Epoxy resin composition and semiconductor device
JP5087814B2 (en) Epoxy resin composition and semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20040224

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20040128

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060126

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20060329

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20060425

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20060425

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100512

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110512

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120512

Year of fee payment: 6

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130512

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130512

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140512

Year of fee payment: 8

EXPY Cancellation because of completion of term