JPH10261812A - Manufacture of p-n junction silicon substrate - Google Patents

Manufacture of p-n junction silicon substrate

Info

Publication number
JPH10261812A
JPH10261812A JP9064739A JP6473997A JPH10261812A JP H10261812 A JPH10261812 A JP H10261812A JP 9064739 A JP9064739 A JP 9064739A JP 6473997 A JP6473997 A JP 6473997A JP H10261812 A JPH10261812 A JP H10261812A
Authority
JP
Japan
Prior art keywords
silicon
film
sprayed
substrate
silicon substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP9064739A
Other languages
Japanese (ja)
Inventor
Hiroyuki Baba
裕幸 馬場
Naomichi Nakamura
尚道 中村
Masamichi Abe
正道 阿部
Yasuhiko Sakaguchi
泰彦 阪口
Yoshihide Kato
嘉英 加藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
JFE Steel Corp
Original Assignee
Kawasaki Steel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kawasaki Steel Corp filed Critical Kawasaki Steel Corp
Priority to JP9064739A priority Critical patent/JPH10261812A/en
Publication of JPH10261812A publication Critical patent/JPH10261812A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02EREDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E10/00Energy generation through renewable energy sources
    • Y02E10/50Photovoltaic [PV] energy

Landscapes

  • Photovoltaic Devices (AREA)

Abstract

PROBLEM TO BE SOLVED: To reduce the cost of a solar battery by manufacturing a p-n junction silicon substrate using no graphite substrate through a simple process and increasing the yield of silicon. SOLUTION: An SiO2 film 13 is formed by melt-spraying by applying an Si3 N4 mold release agent 12 to a graphite base 11 and spraying a plasma jet 4 containing SiO2 powder 3 prepared by supplying SiO2 powder 3 to a plasma gas 2 flowing through a plasma torch 1 upon the vase 11. After the SiO2 film 13 is preheated to about 1,300 deg.C, silicon 14 containing 0.1 ppmw B is sprayed on the heated film 13, and then, silicon containing P is sprayed for forming an n-layer. Thereafter, a p-n junction silicon substrate is obtained by removing the graphite base 11 by utilizing the mold release agent 12 and the SiO2 film 13 with a hydrofluoric acid.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は太陽電池用のpn接
合シリコン基板の新規な製造方法に関するものである。
The present invention relates to a novel method for manufacturing a pn junction silicon substrate for a solar cell.

【0002】[0002]

【従来の技術】太陽電池は太陽の光エネルギーを直接電
気エネルギーに変換する固体素子であって、その基本的
構造は、半導体pn接合から構成されている。従来、太
陽電池用のpn接合シリコン基板は次工程で製造されて
いた。まず、Bを0.1ppmドープした高純度シリコ
ンを鋳込み、次いでインゴット表面の皮むきを行い、ウ
エハサイズ切出しを行った後、基板厚(450μm)に
スライスする。次いでスライス時の切断応力を除去する
ため、表面エッチングを行い、板厚350μmとする。
次いでPOCl3 雰囲気炉内に900℃で、15分間暴
露し、厚さ0.3μmのP拡散を行い、pn接合シリコ
ン基板を製造する。
2. Description of the Related Art A solar cell is a solid-state device that directly converts light energy of the sun into electric energy, and its basic structure is constituted by a semiconductor pn junction. Conventionally, a pn junction silicon substrate for a solar cell has been manufactured in the next step. First, high-purity silicon doped with 0.1 ppm of B is cast, then the surface of the ingot is peeled, and a wafer size is cut out, followed by slicing to a substrate thickness (450 μm). Next, in order to remove the cutting stress at the time of slicing, surface etching is performed to a plate thickness of 350 μm.
Then, the substrate is exposed to a POCl 3 atmosphere furnace at 900 ° C. for 15 minutes to perform P diffusion with a thickness of 0.3 μm to manufacture a pn junction silicon substrate.

【0003】また、日本学術振興会「アモルファス・ナ
ノ材料第147委員会:第47回研究資料」(平成7年
3月23日)にあるように、シリコン溶射膜を製造した
後、プラズマCVDにより高濃度n型焼結シリコンを成
膜してpn接合基板を製造する。
As described in the Japan Society for the Promotion of Science, “Amorphous Nano Materials 147th Committee: The 47th Research Material” (March 23, 1995), a silicon sprayed film is manufactured and then plasma CVD is performed. A pn junction substrate is manufactured by depositing high-concentration n-type sintered silicon.

【0004】[0004]

【発明が解決しようとする課題】上記従来のpn接合シ
リコン基板の製造方法では、工程が多く、スライスロス
でSi歩留りが60%以下であり、表面エッチングロス
まで含むと54%以下という低い歩留りとなっていた。
また、上記日本学術振興会資料の基板ではカーボン基板
を用いているため、裏面での従来行っていた高効率化の
ための構造(シリコンへの過剰Bドープ、くし形電極構
造の形成等)が実施できず、電極からの電力ロスが大き
かった。
The conventional method of manufacturing a pn junction silicon substrate has many steps, and the Si yield is 60% or less due to slice loss, and the yield is as low as 54% or less when including the surface etching loss. Had become.
In addition, since the above-mentioned substrate of the Japan Society for the Promotion of Science uses a carbon substrate, the structure (excessive B doping of silicon, formation of a comb-shaped electrode structure, etc.) on the back surface which has been conventionally performed for high efficiency is used. It could not be performed, and the power loss from the electrode was large.

【0005】本発明はこのような従来の欠点を解消した
太陽電池用pn接合シリコン基板の製造方法を提供する
ことを目的とする。
An object of the present invention is to provide a method for manufacturing a pn junction silicon substrate for a solar cell which has solved the above-mentioned conventional disadvantages.

【0006】[0006]

【課題を解決するための手段】本発明は、上記目的を達
成するためになされたもので、その技術手段は、黒鉛基
台上にSi34 からなる離型剤を塗布し、その上面に
SiO2 粉末を200〜400μm溶射した後、Bを
0.05〜0.2ppmw含有するシリコン粉末を溶射
して厚さ200〜350μmのシリコン基板を作製し、
さらにその上からPを0.15〜0.5ppmw含有す
るシリコン粉末を厚さ1〜1.5μm溶射し、基板を徐
々に冷やしてアニールし、得られた基板から黒鉛基台を
外した後、SiO2 膜を弗酸で除去することを特徴とす
るpn接合シリコン基板の製造方法である。
Means for Solving the Problems The present invention has been made to achieve the above object, and its technical means is to apply a release agent made of Si 3 N 4 on a graphite base, After spraying 200 to 400 μm of SiO 2 powder onto the surface, a silicon substrate containing 0.05 to 0.2 ppmw of B is sprayed to produce a silicon substrate having a thickness of 200 to 350 μm.
Further, from above, a silicon powder containing 0.15 to 0.5 ppmw of P was sprayed with a thickness of 1 to 1.5 μm, the substrate was gradually cooled and annealed, and the graphite base was removed from the obtained substrate. This is a method for manufacturing a pn junction silicon substrate, characterized by removing the SiO 2 film with hydrofluoric acid.

【0007】Si34 からなる離型剤は、黒鉛基台か
らSiO2 膜が剥離し易いようにするものである。黒鉛
基台がついたままのシリコン膜は、太陽電池セルに加工
したときにセルの裏面(シリコン)にBSFやくし形電
極構造等の変換効率向上のための加工が不可能であるた
め、離型剤により黒鉛基台を外せるようにしたものであ
る。また、SiO2 膜はSi34 からの汚染防止とシ
リコン溶射膜の平滑な成膜をさせるために溶射したもの
で、後のHF処理により簡単に除去できるように200
〜400μmの膜厚とした。
The release agent made of Si 3 N 4 makes the SiO 2 film easily peel off from the graphite base. Since the silicon film with the graphite base attached cannot be processed to improve the conversion efficiency such as BSF or comb-shaped electrode structure on the back surface (silicon) of the solar cell when processed into a solar cell, it is released. The graphite base can be removed by the agent. The SiO 2 film is sprayed to prevent contamination from Si 3 N 4 and to form a smooth silicon spray film.
It was set to a film thickness of m400 μm.

【0008】シリコン基板にBを0.05〜0.2pp
mw含有するシリコン粉末を溶射するのはシリコン基板
にp型シリコン層を形成するためである。最も適切な値
は0.1〜0.15ppmwである。このシリコン基板
の厚さを200μm以上としたのは、200μm未満で
は強度が不足するおそれがあるからであり、350μm
以下としたのは、これより厚いと最終製品の光電変換効
率が低下するから制限した。
[0008] B is 0.05 to 0.2 pp on a silicon substrate.
The reason why the mw-containing silicon powder is sprayed is to form a p-type silicon layer on the silicon substrate. Most suitable values are between 0.1 and 0.15 ppmw. The reason for setting the thickness of the silicon substrate to 200 μm or more is that if the thickness is less than 200 μm, the strength may be insufficient.
The reason for limiting to the following is that if the thickness is larger than this, the photoelectric conversion efficiency of the final product is reduced.

【0009】n型シリコン層はPを0.15〜0.5p
pmw、最も好ましくは0.2〜0.3ppmw含有さ
せたシリコン粉末を用い、上記シリコン基板形成用とは
別のプラズマトーチで溶射する。n層の厚さを1〜1.
5μm、最も好ましくは1〜1.2μmとし、適切な変
換効率をもつ基板とする。なおこの膜厚の制御は溶射材
料となるP含有SiO2 粉末の供給速度と、溶射時間で
行うものとする。
The n-type silicon layer has a P of 0.15 to 0.5 p.
pmw, most preferably 0.2 to 0.3 ppmw, is sprayed with a plasma torch different from that for forming the silicon substrate. The thickness of the n-layer is 1 to 1.
The substrate has a thickness of 5 μm, most preferably 1 to 1.2 μm, and has an appropriate conversion efficiency. The control of the film thickness is performed by the supply speed of the P-containing SiO 2 powder as the spray material and the spray time.

【0010】[0010]

【発明の実施の形態】以下、図面を参照して本発明の実
施形態を説明する。図1は、本発明の実施例の説明図で
ある。黒鉛基台11上に剥離材としてSi34 からな
る離型剤12を塗布し、SiO2 膜13を形成する。プ
ラズマトーチ1内を流れるプラズマガス2中にSiO 2
粉末3をキャリアガスと共に供給し、プラズマジェット
4中に混入して噴射する。このSiO2 膜13は上記プ
ラズマジェットの溶射で形成する。約300μmの厚さ
のSiO2 膜13を1300℃程度に予熱し、その上に
Bを0.1ppmw含有するシリコン14を溶射する。
ついで、n層を形成するP入りのシリコンを溶射し、徐
冷の後黒鉛基台及び離型剤を取り除き、さらに弗酸によ
りSiO 2 膜を取り除く。
BRIEF DESCRIPTION OF THE DRAWINGS FIG.
An embodiment will be described. FIG. 1 is an explanatory diagram of an embodiment of the present invention.
is there. Si as a release material on the graphite base 11Three NFour From
Mold release agent 12 is applied, and SiOTwo A film 13 is formed. Step
SiO in plasma gas 2 flowing in plasma torch 1 Two 
Powder 3 is supplied together with a carrier gas, and plasma jet is applied.
4 and injected. This SiOTwo The membrane 13 is
It is formed by thermal spraying of Razuma Jet. About 300μm thickness
SiOTwo The film 13 is preheated to about 1300 ° C.
The silicon 14 containing 0.1 ppmw of B is sprayed.
Then, P-containing silicon for forming the n-layer is sprayed and gradually sprayed.
After cooling, remove the graphite base and release agent, and
Ri SiO Two Remove the membrane.

【0011】図2は本発明方法を実施するプロセス工程
図である。 (a)10cm角の黒鉛基台21上に剥離材としてSi
34 を主成分とする離型剤22を塗布し、十分に乾燥
させた後、Ar雰囲気に置換した炉8内に入れる。 (b)基台21上部及び下部よりヒータ5で、黒鉛基台
21を1300℃程度に予熱する。
FIG. 2 is a process flow chart for carrying out the method of the present invention. (A) Si as a release material on a 10 cm square graphite base 21
A mold release agent 22 containing 3 N 4 as a main component is applied, dried sufficiently, and then placed in a furnace 8 replaced with an Ar atmosphere. (B) The graphite base 21 is preheated to about 1300 ° C. by the heater 5 from above and below the base 21.

【0012】(c)プラズマトーチ内を流れるプラズマ
ガス中にSiO2 粉末3をキャリアガスと共に供給し、
プラズマジェット4中に混入して噴射しながら、離型剤
22上に走査しながら溶射し、SiO2 膜23を形成す
る。SiO2 粉末3の供給速度は10g/min、Si
2 膜23の成膜速度は基台全面に対し平均約7.5μ
m/sec、成膜時間40secで、膜厚は約300μ
m(SiO2 膜23)とした。
(C) The SiO 2 powder 3 is supplied together with a carrier gas into the plasma gas flowing through the plasma torch,
While being mixed and injected into the plasma jet 4, it is sprayed while being scanned on the release agent 22 to form the SiO 2 film 23. The supply rate of the SiO 2 powder 3 is 10 g / min,
The deposition rate of the O 2 film 23 is about 7.5 μ on average over the entire base.
m / sec, the film formation time is 40 seconds, and the film thickness is about 300 μm.
m (SiO 2 film 23).

【0013】(d)〜(e)黒鉛基台21上に成膜した
300μmのSiO2 膜23を1300℃程度に加熱し
たまま、その上にBを0.1ppmw含有するシリコン
3を上記SiO2 膜23上に溶射し、膜厚300μmの
シリコン溶射膜24を成膜する。用いるシリコン3は抵
抗率約1.5ΩcmのB添加CZシリコンの破砕品で、
粒径は5〜20μmであり、トーチへの供給速度は10
g/minでシリコン溶射膜24の成膜速度は約6.5
μm/sec、成膜時間は45secとした。
[0013] (d) ~ (e) the SiO 2 film 23 of 300μm was formed on a graphite base 21 while heated to about 1300 ° C., the silicon 3 the SiO 2 to 0.1ppmw containing B thereon Thermal spraying is performed on the film 23 to form a silicon sprayed film 24 having a thickness of 300 μm. The silicon 3 used is a crushed product of B-added CZ silicon having a resistivity of about 1.5 Ωcm,
The particle size is 5-20 μm, and the feed rate to the torch is 10
g / min, the deposition rate of the silicon sprayed film 24 is about 6.5.
μm / sec, and the deposition time was 45 sec.

【0014】(f)上記成膜基板を約900℃に保持し
B含有シリコン溶射膜24上にPを0.2ppmw含有
するシリコン3を溶射し膜厚1.5μmのシリコン溶射
膜25を成膜する。用いるP含有シリコンは抵抗率約
0.5ΩcmのP添加CZシリコンの破砕品で粒径は5
〜20μm、トーチへの供給速度は5.8g/minで
シリコン溶射膜25の成膜速度は約0.75μm/se
c、成膜時間は2secとした。
(F) The above-mentioned substrate is held at about 900 ° C., and silicon 3 containing 0.2 ppmw of P is sprayed on the B-containing silicon sprayed film 24 to form a 1.5 μm-thick silicon sprayed film 25. I do. The P-containing silicon used is a crushed product of P-added CZ silicon having a resistivity of about 0.5 Ωcm and a particle size of 5
20 μm, the supply speed to the torch is 5.8 g / min, and the deposition rate of the silicon sprayed film 25 is about 0.75 μm / sec.
c, The film formation time was 2 seconds.

【0015】(g)溶射終了後、溶射膜23、24を9
00℃で約15分間保持して溶射膜25から溶射膜24
へPを拡散させた後、 (h)冷却装置6の位置に移送して徐冷する。 (i)徐冷後、炉8から取り出した基台21は自然冷却
により離型剤22の面で分離される。
(G) After the spraying, the sprayed films 23 and 24 are
The temperature is held at 00 ° C. for about 15 minutes to change the sprayed film 25 to the sprayed film 24.
After diffusing P into (h), it is transferred to the position of the cooling device 6 and gradually cooled. (I) After slow cooling, the base 21 taken out of the furnace 8 is separated on the surface of the release agent 22 by natural cooling.

【0016】(j)徐冷後、黒鉛基台より剥離させた酸
洗前のシリコン基板26は酸洗槽7にて弗酸(HF)に
よりSiO2 層を除去し、酸洗後のシリコン基板27と
し、その後次の中和・洗浄工程31に送られる。本実施
例で得られたpn接合シリコン基板を用いて太陽電池セ
ルを製作した結果、変換効率12.2%を得た。実施例
においては溶射膜の膜厚、粉体の供給速度、成膜時間を
限定したが、本発明はこれに限定されるものではない。
(J) The silicon substrate 26 before pickling, which has been separated from the graphite base after slow cooling, has its SiO 2 layer removed by hydrofluoric acid (HF) in the pickling tank 7, and the silicon substrate after pickling has been removed. Then, it is sent to the next neutralization / washing step 31. As a result of manufacturing a solar cell using the pn junction silicon substrate obtained in this example, a conversion efficiency of 12.2% was obtained. In the embodiment, the thickness of the sprayed film, the supply speed of the powder, and the film forming time are limited, but the present invention is not limited to these.

【0017】[0017]

【発明の効果】本発明によれば、簡単な工程で黒鉛基台
のないpn接合シリコン基板を製造することができ従来
技術ではシリコンの歩留りが60%以下であったのを8
0%程度に容易に引き上げることが可能となり、太陽電
池のコスト低減に寄与するところ大である。
According to the present invention, a pn junction silicon substrate without a graphite base can be manufactured by a simple process, and the silicon yield is less than 60% in the prior art.
It can be easily raised to about 0%, greatly contributing to cost reduction of solar cells.

【図面の簡単な説明】[Brief description of the drawings]

【図1】実施例の説明図である。FIG. 1 is an explanatory diagram of an embodiment.

【図2】実施例の工程図である。FIG. 2 is a process chart of an example.

【符号の説明】[Explanation of symbols]

1 プラズマトーチ 2 プラズマガス 3 シリコン粉末またはSiO2 粉末 4 プラズマジェット 5 ヒータ 6 クーラ 7 酸洗槽 8 Ar雰囲気炉 11 黒鉛基台 12 離型剤 13 SiO2 溶射膜 14 シリコン溶射膜 21 黒鉛基台 22 離型剤 23 SiO2 膜 24 B入りシリコン溶射膜 25 P入りシリコン溶射膜 26 酸洗中のシリコン基板 27 酸洗後のシリコン基板 31 中和、洗浄工程1 the plasma torch 2 plasma gas 3 silicon powder or SiO 2 powder 4 plasma jet 5 heater 6 cooler 7 San'araiso 8 Ar atmosphere furnace 11 graphite base 12 releasing agent 13 SiO 2 sprayed film 14 silicon sprayed film 21 graphite base 22 Release agent 23 SiO 2 film 24 B sprayed silicon film 25 B sprayed silicon film 26 Silicon substrate during pickling 27 Silicon substrate after pickling 31 Neutralization and cleaning process

───────────────────────────────────────────────────── フロントページの続き (72)発明者 阿部 正道 千葉県千葉市中央区川崎町1番地 川崎製 鉄株式会社千葉製鉄所内 (72)発明者 阪口 泰彦 千葉県千葉市中央区川崎町1番地 川崎製 鉄株式会社技術研究所内 (72)発明者 加藤 嘉英 千葉県千葉市中央区川崎町1番地 川崎製 鉄株式会社千葉製鉄所内 ──────────────────────────────────────────────────続 き Continuing from the front page (72) Inventor Masamichi Abe 1 Kawasaki-cho, Chuo-ku, Chiba-shi, Chiba Prefecture Inside the Chiba Works of Steel Corporation (72) Inventor Yasuhiko Sakaguchi 1 Kawasaki-cho, Chuo-ku, Chiba-shi, Chiba Kawasaki (72) Inventor Yoshihide Kato 1 Kawasaki-cho, Chuo-ku, Chiba City, Chiba Prefecture Kawasaki Steel Corporation Chiba Works

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 黒鉛基台上にSi34 からなる離型剤
を塗布し、その上面にBを0.05〜0.2ppmw含
有するシリコン粉末を溶射して厚さ200〜350μm
のシリコン基板を作製し、その上からPを0.15〜
0.5ppmw含有するシリコン粉末を厚さ1〜1.5
μm溶射し、基板を徐々に冷やしてアニールし、得られ
た基板のSiO2 膜を弗酸で除去することを特徴とする
pn接合シリコン基板の製造方法。
1. A mold release agent made of Si 3 N 4 is applied on a graphite base, and a silicon powder containing 0.05 to 0.2 ppmw of B is sprayed on the upper surface of the mold release agent to have a thickness of 200 to 350 μm.
Of silicon substrate, and P
Silicon powder containing 0.5 ppmw having a thickness of 1 to 1.5
A method for manufacturing a pn junction silicon substrate, which comprises: spraying μm, gradually cooling and annealing the substrate, and removing the SiO 2 film of the obtained substrate with hydrofluoric acid.
JP9064739A 1997-03-18 1997-03-18 Manufacture of p-n junction silicon substrate Withdrawn JPH10261812A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9064739A JPH10261812A (en) 1997-03-18 1997-03-18 Manufacture of p-n junction silicon substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9064739A JPH10261812A (en) 1997-03-18 1997-03-18 Manufacture of p-n junction silicon substrate

Publications (1)

Publication Number Publication Date
JPH10261812A true JPH10261812A (en) 1998-09-29

Family

ID=13266832

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9064739A Withdrawn JPH10261812A (en) 1997-03-18 1997-03-18 Manufacture of p-n junction silicon substrate

Country Status (1)

Country Link
JP (1) JPH10261812A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7056467B2 (en) * 2002-09-11 2006-06-06 Suk Bong Kang Method of producing thin sheet of Al-SiC composite material
CN100392307C (en) * 2004-09-28 2008-06-04 东海橡胶工业株式会社 Hose with sealing layer, direct-connect assembly including the same, and method of manufacturing the same
JP2013118392A (en) * 2009-10-23 2013-06-13 Panasonic Corp Manufacturing method of multi-crystal solar cell panel

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7056467B2 (en) * 2002-09-11 2006-06-06 Suk Bong Kang Method of producing thin sheet of Al-SiC composite material
CN100392307C (en) * 2004-09-28 2008-06-04 东海橡胶工业株式会社 Hose with sealing layer, direct-connect assembly including the same, and method of manufacturing the same
JP2013118392A (en) * 2009-10-23 2013-06-13 Panasonic Corp Manufacturing method of multi-crystal solar cell panel

Similar Documents

Publication Publication Date Title
McCann et al. A review of thin-film crystalline silicon for solar cell applications. Part 1: Native substrates
US6207891B1 (en) Columnar-grained polycrystalline solar cell substrate
US8227289B2 (en) Method for producing single crystal silicon solar cell and single crystal silicon solar cell
JP5090716B2 (en) Method for producing single crystal silicon solar cell
US8129612B2 (en) Method for manufacturing single-crystal silicon solar cell and single-crystal silicon solar cell
US8021910B2 (en) Method for producing single crystal silicon solar cell and single crystal silicon solar cell
US6211038B1 (en) Semiconductor device, and method for manufacturing the same
JP3628108B2 (en) Manufacturing method of solar cell
US8227290B2 (en) Method for producing single crystal silicon solar cell and single crystal silicon solar cell
JP2000150940A (en) Semiconductor fine grain aggregate and manufacture thereof
JPH11214720A (en) Manufacture of thin-film crystal solar cell
JPH114008A (en) Manufacture of thin film solar battery
JPH10261812A (en) Manufacture of p-n junction silicon substrate
JP2003292398A (en) Method for producing single crystal silicon wafer
US9293611B1 (en) Solar cell structure and method for fabricating the same
JP2002261305A (en) Thin-film polycrystalline silicon solar cell and manufacturing method therefor
CN105280745B (en) Tetra- knot cascade solar cells of GaInP/GaAs/InGaAs/Ge and preparation method thereof
JP2004140087A (en) Polycrystalline silicon substrate for solar cell and method for manufacturing the same, and method for manufacturing solar cell using the substrate
JP2008117858A (en) Manufacturing method of single crystal silicon solar cell and the single crystal silicon solar cell
CN110718604A (en) Back surface field of P-type crystalline silicon solar cell and back passivation layer preparation method
JP6557325B2 (en) Semiconductor structure, manufacturing method and use thereof
JP2002217433A (en) Semiconductor device
JP2002299669A (en) Polycrystalline solar battery and its manufacturing method
AU1006202A (en) Columnar-grained polycrystalline sheet
JP2002280582A (en) Polycrystalline solar cell and polycrystalline film

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20040601