JPH10260431A - Active matrix type liquid crystal display device - Google Patents
Active matrix type liquid crystal display deviceInfo
- Publication number
- JPH10260431A JPH10260431A JP6713397A JP6713397A JPH10260431A JP H10260431 A JPH10260431 A JP H10260431A JP 6713397 A JP6713397 A JP 6713397A JP 6713397 A JP6713397 A JP 6713397A JP H10260431 A JPH10260431 A JP H10260431A
- Authority
- JP
- Japan
- Prior art keywords
- liquid crystal
- pixel electrode
- crystal display
- display device
- array substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
Description
【0001】[0001]
【発明の属する技術分野】本発明は、AV・OA機器な
どの平面ディスプレイとして用いることのできるアクテ
ィブマトリクス型液晶表示装置に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an active matrix type liquid crystal display device which can be used as a flat display of AV / OA equipment.
【0002】[0002]
【従来の技術】現在、液晶を用いた表示装置は、ビデオ
カメラのビューファインダーやポケットTVさらには高
精細投写型TV、パソコン、ワープロなどの情報表示端
末など種々の分野で応用されてきており、開発、商品化
が活発に行われている。2. Description of the Related Art At present, display devices using a liquid crystal have been applied in various fields such as a viewfinder of a video camera, a pocket TV, an information display terminal such as a high-definition projection TV, a personal computer, and a word processor. Active development and commercialization.
【0003】特に、スイッチング素子として薄膜トラン
ジスタ(TFT)を用いたアクティブマトリクス型方式
のTN(Twisted Nematic)液晶表示装置は大容量の表
示を行っても高いコントラストが保たれるという大きな
特徴をもち、近年は市場の要望の極めて高いラップトッ
プパソコンやノートパソコン、さらにはエンジニアリン
グワークステーション用の大型・大容量フルカラーディ
スプレイの本命として開発、商品化が盛んである。In particular, an active matrix type TN (Twisted Nematic) liquid crystal display using a thin film transistor (TFT) as a switching element has a great feature that high contrast is maintained even when a large-capacity display is performed. Has been developed and commercialized as a favorite of large and large-capacity full-color displays for laptop computers and notebook computers, and engineering workstations, which have extremely high market demands.
【0004】このようなアクティブマトリクス方式の液
晶表示素子において、広く用いられている液晶表示モー
ドのTN(Twisted Nematic )方式は液晶層を狭持する
電極基板間で液晶分子が90゜捻れた構造をとるパネル
を2枚の偏光板により挟んだものである。In such an active matrix type liquid crystal display device, a widely used liquid crystal display mode TN (Twisted Nematic) type has a structure in which liquid crystal molecules are twisted by 90 ° between electrode substrates sandwiching a liquid crystal layer. The panel to be taken is sandwiched between two polarizing plates.
【0005】2枚の偏光板は互いの偏光軸方向が直交
し、一方の偏光板はその偏光軸が一方の基板に接してい
る液晶分子の長軸方向と平行か垂直になるように配置さ
れている。電圧無印加の場合は白表示であるが、2枚の
基板間すなわち液晶パネルに対して垂直方向に電圧を印
加していくと、徐々に光透過率が低下して黒表示とな
る。[0005] The two polarizing plates are arranged so that their polarizing axes are orthogonal to each other, and one polarizing plate is parallel or perpendicular to the major axis of the liquid crystal molecules in contact with one substrate. ing. When no voltage is applied, white display is performed. However, when a voltage is applied between two substrates, that is, in a direction perpendicular to the liquid crystal panel, the light transmittance gradually decreases, and black display is performed.
【0006】このような表示特性が得られるのは、液晶
パネルに電圧を印加すると液晶分子は捻れ構造をほどき
ながら電界の向きに配列しようとし、この分子の配列状
態により、パネルを透過してくる光の偏光状態が変わ
り、光の透過率が変調されるからである。[0006] Such display characteristics are obtained because, when a voltage is applied to the liquid crystal panel, the liquid crystal molecules try to align in the direction of the electric field while untwisting the twisted structure. This is because the polarization state of the incoming light changes and the light transmittance is modulated.
【0007】しかし、同じ分子配列状態でも、液晶パネ
ルに入射してくる光の入射方向によって透過光の偏光状
態は変化するので、入射方向に対応して光の透過率は異
なってくる。すなわち、液晶パネルの特性は視角依存性
を持つ。この視角特性は主視角方向(液晶層の中間層に
おける液晶分子の長軸方向)に対し視点を斜めに傾ける
と輝度の逆転現象を引き起こし、液晶パネルの画質上、
重要な課題となっている。However, even in the same molecular arrangement state, the polarization state of the transmitted light changes depending on the incident direction of the light incident on the liquid crystal panel, so that the light transmittance differs according to the incident direction. That is, the characteristics of the liquid crystal panel have a viewing angle dependency. This viewing angle characteristic causes a luminance inversion phenomenon when the viewpoint is tilted obliquely with respect to the main viewing angle direction (the major axis direction of the liquid crystal molecules in the intermediate layer of the liquid crystal layer).
It is an important issue.
【0008】この課題を解決するために、TN型液晶表
示方式のように基板垂直方向に電界を印加するのではな
く、液晶に印加する方向を基板に対してほぼ平行な方向
とするIPS(In-Plane Switching )方式があり、例
えば特公昭63−21907号公報や特開平6−160
878号公報により提案されている。In order to solve this problem, instead of applying an electric field in a direction perpendicular to the substrate as in the TN type liquid crystal display system, an IPS (In) is used in which the direction to be applied to the liquid crystal is substantially parallel to the substrate. -Plane Switching) system, for example, Japanese Patent Publication No. 63-21907 and Japanese Patent Laid-Open No. 6-160.
No. 878 proposes this.
【0009】[0009]
【発明が解決しようとする課題】従来のIPS方式の液
晶表示装置のアレイ基板の画素部の構成を図3(a)に
示す。図3(b)は図3(a)図の一点鎖線での液晶表
示装置の断面構成の概略断面図を示す。FIG. 3A shows a configuration of a pixel portion of an array substrate of a conventional IPS type liquid crystal display device. FIG. 3B is a schematic cross-sectional view of the cross-sectional configuration of the liquid crystal display device taken along a dashed line in FIG.
【0010】この図に示すように、複数の走査配線2お
よび信号配線7が直交するように形成され、走査配線2
と信号配線7の各交差点に対応してスイッチング素子で
あるTFT11が設けられる。隣接する2つの走査配線
2と隣接する2つの信号配線7に囲まれる1画素におい
て、複数、例えば2つの画素電極8が信号配線7に略平
行に形成されている。信号配線7と画素電極8の間およ
び隣接する画素電極8の間には、複数、例えば3つの共
通電極3が櫛形状に形成され、かつ画素電極8と咬合し
ている。蓄積容量部9は画素電極8の間で、かつ走査配
線2の上部に形成されている。As shown in FIG. 1, a plurality of scanning lines 2 and signal lines 7 are formed so as to be orthogonal to each other.
A TFT 11 serving as a switching element is provided corresponding to each intersection of the signal wiring 7 and. In one pixel surrounded by two adjacent scanning lines 2 and two adjacent signal lines 7, a plurality of, for example, two pixel electrodes 8 are formed substantially in parallel with the signal lines 7. A plurality of, for example, three common electrodes 3 are formed in a comb shape between the signal wiring 7 and the pixel electrode 8 and between the adjacent pixel electrodes 8, and are engaged with the pixel electrode 8. The storage capacitor section 9 is formed between the pixel electrodes 8 and above the scanning wiring 2.
【0011】次に製作工程を説明する。ガラス基板1の
上にアルミニウム(Al)を積層させ、フォトリソグラ
フィ法によって走査配線2と共通電極3を同時にパター
ン形成する。走査配線2と共通電極3の上にはTFTの
ゲート絶縁膜として働く窒化シリコン(SiNx)の第
1絶縁体層4を積層させる。さらに第1絶縁体層4の上
にTFTのスイッチ機能を司るアモルファスシリコン
(α−Si)の半導体層5が積層されている。その後、
TFTのチャンネル保護膜として窒化シリコン(SiN
x)の第2絶縁体層6を積層、パターン形成する。そし
てn+アモルファスシリコン(n+−α−Si)、チタ
ン(Ti)、アルミニウム(Al)の3層を連続堆積さ
せ、一括パターン形成を行い、信号配線7、画素電極8
と蓄積容量部9を図のように形成した。ここでn+アモ
ルファスシリコン(n+−α−Si)は半導体層5と信
号配線7、画素電極8とのオーミックコンタクトをとる
ために、チタン(Ti)はアルミニウム(Al)がアモ
ルファスシリコン(α−Si)の半導体層5に拡散する
のを防止するために設けられた。さらにTFT保護膜と
して窒化シリコン(SiNx)の第3絶縁体層10を積
層させる。Next, the manufacturing process will be described. Aluminum (Al) is laminated on the glass substrate 1, and the scanning wiring 2 and the common electrode 3 are simultaneously patterned by photolithography. On the scanning wiring 2 and the common electrode 3, a first insulator layer 4 of silicon nitride (SiNx) serving as a gate insulating film of the TFT is laminated. Further, on the first insulator layer 4, a semiconductor layer 5 of amorphous silicon (α-Si) which performs a switching function of the TFT is laminated. afterwards,
Silicon nitride (SiN) as a channel protection film for TFT
x) The second insulator layer 6 is laminated and patterned. Then, three layers of n + amorphous silicon (n + -α-Si), titanium (Ti), and aluminum (Al) are successively deposited to form a collective pattern, and the signal wiring 7 and the pixel electrode 8 are formed.
And the storage capacitor section 9 were formed as shown in the figure. Here, n + amorphous silicon (n + -α-Si) is used for making ohmic contact between the semiconductor layer 5 and the signal wiring 7 and the pixel electrode 8; In order to prevent the semiconductor layer 5 from being diffused. Further, a third insulator layer 10 of silicon nitride (SiNx) is laminated as a TFT protective film.
【0012】以上のように構成されたアレイ基板12と
対向基板13とに配向膜を塗布し、ラビング処理を行
う。そしてアレイ基板12と対向基板13とを一定のギ
ャップを隔てて貼り合わせ、その間には液晶を注入し、
液晶層14を形成する。対向基板13には走査配線2と
信号配線7に対応する位置に遮光膜15が存在するが、
共通電極3と画素電極8に対応する位置に遮光膜15が
存在しない。An alignment film is applied to the array substrate 12 and the counter substrate 13 configured as described above, and a rubbing process is performed. Then, the array substrate 12 and the opposing substrate 13 are bonded with a certain gap therebetween, and liquid crystal is injected between them.
The liquid crystal layer 14 is formed. The opposing substrate 13 has a light shielding film 15 at a position corresponding to the scanning wiring 2 and the signal wiring 7.
The light shielding film 15 does not exist at a position corresponding to the common electrode 3 and the pixel electrode 8.
【0013】しかしながら、上記構成では信号配線7と
画素電極8との膜厚が同じである。信号配線7は断線不
良に裕度を持たせるためや、配線抵抗を小さくするため
に膜厚を厚くする必要性がある。したがって画素電極8
の膜厚も厚くなり、画素電極8の近傍ではラビング処理
が行われない。そのためパネル表示では、その部分で非
配向光抜けが起こり、コントラストが低下してしまう。
また画素電極8の最表面が反射率の高いアルミニウム
(Al)で形成されているため、パネル外光を反射して
しまい、さらにコントラストが低下する問題も起こる。However, in the above configuration, the signal wiring 7 and the pixel electrode 8 have the same thickness. It is necessary to increase the thickness of the signal wiring 7 in order to provide a margin for disconnection failure and to reduce wiring resistance. Therefore, the pixel electrode 8
The rubbing process is not performed in the vicinity of the pixel electrode 8. For this reason, in the panel display, non-alignment light leakage occurs in that portion, and the contrast is reduced.
Further, since the outermost surface of the pixel electrode 8 is formed of aluminum (Al) having a high reflectivity, light outside the panel is reflected, which causes a problem of further lowering the contrast.
【0014】[0014]
【課題を解決するための手段】本発明のアクティブマト
リクス型液晶表示装置は、マトリクス状に配置された複
数の信号配線と走査配線、その各交差点に対応して少な
くとも一つ以上のスイッチング素子、前記スイッチング
素子に接続された櫛形状の画素電極、前記画素電極と咬
合して形成された櫛形状の共通電極を有するアレイ基板
と、前記アレイ基板に対向して配置された対向基板と、
前記アレイ基板と前記対向基板とに狭持された液晶層を
具備し、前記画素電極が、前記信号配線と同じ層に形成
され、なおかつ前記信号配線の膜厚より薄く構成したこ
とを特徴とする。An active matrix type liquid crystal display device according to the present invention comprises a plurality of signal wirings and scanning wirings arranged in a matrix, and at least one switching element corresponding to each intersection thereof. A comb-shaped pixel electrode connected to the switching element, an array substrate having a comb-shaped common electrode formed in engagement with the pixel electrode, and an opposing substrate arranged to face the array substrate,
A liquid crystal layer sandwiched between the array substrate and the counter substrate, wherein the pixel electrode is formed in the same layer as the signal wiring, and is thinner than the film thickness of the signal wiring. .
【0015】この本発明によると、画素電極の近傍でも
ラビング処理が可能となり、画素電極近傍において、非
配向光抜けは起こらない。According to the present invention, a rubbing process can be performed even in the vicinity of the pixel electrode, and no non-aligned light escapes in the vicinity of the pixel electrode.
【0016】[0016]
【発明の実施の形態】本発明のアクティブマトリクス型
液晶表示装置は、マトリクス状に配置された複数の信号
配線と走査配線、その各交差点に対応して少なくとも一
つ以上のスイッチング素子、前記スイッチング素子に接
続された櫛形状の画素電極、前記画素電極と咬合して形
成された櫛形状の共通電極を有するアレイ基板と、前記
アレイ基板に対向して配置された対向基板と、前記アレ
イ基板と前記対向基板とに狭持された液晶層を具備し、
前記画素電極が、前記信号配線と同じ層に形成され、な
おかつ前記信号配線の膜厚より薄い構成としたため、ア
レイ基板に配向膜を塗布して、ラビング処理を行って
も、画素電極が信号配線の膜厚より薄いので画素電極の
近傍でもラビング処理が可能となる。したがってパネル
表示では、画素電極近傍において非配向光抜けは起こら
ず、高いコントラストの画面が得られる。DETAILED DESCRIPTION OF THE INVENTION An active matrix type liquid crystal display device according to the present invention comprises a plurality of signal wirings and scanning wirings arranged in a matrix, at least one switching element corresponding to each intersection, and the switching element. An array substrate having a comb-shaped pixel electrode connected to the pixel electrode, a comb-shaped common electrode formed in engagement with the pixel electrode, a counter substrate disposed to face the array substrate, the array substrate and the A liquid crystal layer sandwiched between the opposing substrate and
Since the pixel electrode is formed in the same layer as the signal wiring and has a thickness smaller than the thickness of the signal wiring, even if an alignment film is applied to the array substrate and a rubbing process is performed, the pixel electrode remains in the signal wiring. The rubbing process can be performed even in the vicinity of the pixel electrode because it is thinner than the film thickness of. Therefore, in the panel display, non-aligned light does not escape near the pixel electrode, and a screen with high contrast is obtained.
【0017】また、前記画素電極と前記信号配線が異な
る導電性材料で形成されることが好ましく、さらに、前
記画素電極の最表面がアルミニウムより反射率の小さい
導電性材料で形成されか、前記画素電極が透明導電性材
料で形成されることにより、パネル外光の反射が抑えら
れ、より高いコントラストの画面が得られる。It is preferable that the pixel electrode and the signal wiring are formed of different conductive materials, and that the outermost surface of the pixel electrode is formed of a conductive material having a lower reflectance than aluminum. Since the electrodes are formed of a transparent conductive material, reflection of light outside the panel is suppressed, and a screen with higher contrast is obtained.
【0018】以下、本発明のアクティブマトリクス型液
晶表示装置を各実施の形態に基づいて説明する。 (実施の形態1)図1(a)は本発明の(実施の形態
1)におけるアレイ基板の画素部の平面構成を概略的に
示し、図1(b)は図1(a)図の一点鎖線での液晶表
示装置の断面構成の概略断面図を示す。Hereinafter, an active matrix type liquid crystal display device of the present invention will be described based on each embodiment. (Embodiment 1) FIG. 1A schematically shows a plane configuration of a pixel portion of an array substrate according to Embodiment 1 of the present invention, and FIG. 1B is a point of FIG. 1 is a schematic cross-sectional view of a cross-sectional configuration of a liquid crystal display device taken along a chain line.
【0019】図1に示すガラスアレイ基板1には、複数
の走査配線2および信号配線7が直交するように形成さ
れ、走査配線2と信号配線7の各交差点に対応してスイ
ッチング素子であるTFT11が設けられる。隣接する
2つの走査配線2と隣接する2つの信号配線7に囲まれ
る1画素において、複数、例えば2つの画素電極8が信
号配線7に略平行に形成されている。On the glass array substrate 1 shown in FIG. 1, a plurality of scanning wirings 2 and signal wirings 7 are formed so as to be orthogonal to each other, and a TFT 11 serving as a switching element corresponding to each intersection of the scanning wirings 2 and the signal wirings 7. Is provided. In one pixel surrounded by two adjacent scanning lines 2 and two adjacent signal lines 7, a plurality of, for example, two pixel electrodes 8 are formed substantially in parallel with the signal lines 7.
【0020】信号配線7と画素電極8の間および隣接す
る画素電極8の間には、複数、例えば3つの共通電極3
が櫛形状に形成され、かつ画素電極8と咬合している。
蓄積容量部9は画素電極8の間で、かつ走査配線2の上
部に形成されている。Between the signal wiring 7 and the pixel electrode 8 and between the adjacent pixel electrodes 8, a plurality of, for example, three common electrodes 3 are provided.
Are formed in a comb shape and are in mesh with the pixel electrode 8.
The storage capacitor section 9 is formed between the pixel electrodes 8 and above the scanning wiring 2.
【0021】製作工程は以下の通りである。走査配線2
としてアルミニウムを用いて、フォトリソグラフィ法に
よってガラス基板1の上に図のようにそれぞれ所定の間
隔を隔てて、略平行にパターン形成されている。それと
同時に、隣接する2つの走査配線2の間に互いに略平行
な共通電極3がパターン形成されている。The manufacturing process is as follows. Scan wiring 2
As shown in the figure, a pattern is formed on the glass substrate 1 in a substantially parallel manner at predetermined intervals by photolithography using aluminum. At the same time, a common electrode 3 that is substantially parallel to each other is patterned between two adjacent scanning lines 2.
【0022】なお、走査配線2と共通電極3の膜厚は1
50nmであり、材料はアルミニウムに限定せず、クロ
ム(Cr)、アルミニウムを主成分とする金属など導電
性単層膜または多層膜を用いてもよい。The thickness of the scanning wiring 2 and the common electrode 3 is 1
The thickness is 50 nm, and the material is not limited to aluminum, and a conductive single-layer film or a multilayer film such as chromium (Cr) or a metal containing aluminum as a main component may be used.
【0023】走査配線2、共通電極3の上には、スイッ
チング素子として機能するTFT11のゲート絶縁膜と
して働く、例えば窒化シリコン(SiNx)などの第1
絶縁体層4が積層されている。さらに、第1絶縁体層4
の上にはTFTのスイッチ機能を司る、例えばアモルフ
ァスシリコン(α−Si)の半導体層5を積層させる。
その後、TFTのチャンネル保護膜として窒化シリコン
(SiNx)の第2絶縁体層6を積層、パターン形成す
る。そしてn+アモルファスシリコン(n+−α−S
i)、チタン(Ti)の2層を連続堆積させ、ドライエ
ッチングによって一括パターン形成を行い、画素電極8
と蓄積容量部9を図のように形成した。相互に隣接する
2つの共通電極3の間に、共通電極3と略平行となるよ
うに画素電極8が形成されている。ここでチタン(T
i)の膜厚は100nmとした。On the scanning wiring 2 and the common electrode 3, a first insulating material such as silicon nitride (SiNx), which serves as a gate insulating film of the TFT 11 functioning as a switching element, is used.
An insulator layer 4 is laminated. Further, the first insulator layer 4
A semiconductor layer 5 made of, for example, amorphous silicon (α-Si), which controls the switching function of the TFT, is stacked on the substrate.
After that, a second insulator layer 6 of silicon nitride (SiNx) is laminated and patterned as a channel protective film of the TFT. And n + amorphous silicon (n + -α-S
i), two layers of titanium (Ti) are successively deposited, and a collective pattern is formed by dry etching;
And the storage capacitor section 9 were formed as shown in the figure. A pixel electrode 8 is formed between two mutually adjacent common electrodes 3 so as to be substantially parallel to the common electrode 3. Here, titanium (T
The film thickness of i) was 100 nm.
【0024】さらに、アルミニウム(Al)を300n
m堆積させ、これを用いて信号配線7が走査配線2に対
して略直交し、かつ、それぞれ略平行になるようにウエ
ットエッチングによってパターン形成された。Further, aluminum (Al) is
The pattern was formed by wet etching so that the signal wiring 7 was substantially perpendicular to the scanning wiring 2 and substantially parallel to the scanning wiring 2 by using this.
【0025】第1絶縁体層4と半導体層5を挟んで走査
配線2の上には、2つの画素電極8を接続するように蓄
積容量部9がオーバーラップして形成された。この蓄積
容量部9は画素に供給された電圧の保持するために設け
られたものである。そして保護膜として、例えば窒化シ
リコン(SiNx)などの第3絶縁体層10が積層され
た。On the scanning line 2 with the first insulator layer 4 and the semiconductor layer 5 interposed therebetween, a storage capacitor section 9 is formed so as to overlap the two pixel electrodes 8. The storage capacitor section 9 is provided to hold the voltage supplied to the pixel. Then, a third insulator layer 10 of, for example, silicon nitride (SiNx) was laminated as a protective film.
【0026】以上のように構成されたアレイ基板12と
対向基板13とに配向膜を塗布し、ラビング処理を行っ
た。そしてアレイ基板12と対向基板13とを3μmの
ギャップを隔てて貼り合わせ、その間には液晶を注入
し、液晶層14を形成した。このように画素電極8の膜
厚が信号配線7より200nm薄くなり、画素電極8の
近傍でもラビング処理が可能となるとともに、アルミニ
ウムより反射率の低いチタンで画素電極8が形成される
構成となる。この液晶表示装置の点灯画像検査を行った
ところ、画素電極8の近傍に非配向光抜けも無く、コン
トラストの高い画像が得られることが確認された。An alignment film was applied to the array substrate 12 and the counter substrate 13 configured as described above, and a rubbing process was performed. Then, the array substrate 12 and the counter substrate 13 were bonded together with a gap of 3 μm therebetween, and liquid crystal was injected between them to form a liquid crystal layer 14. As described above, the pixel electrode 8 is 200 nm thinner than the signal wiring 7, so that rubbing can be performed in the vicinity of the pixel electrode 8, and the pixel electrode 8 is formed of titanium having a lower reflectance than aluminum. . When a lighting image inspection of this liquid crystal display device was performed, it was confirmed that there was no non-alignment light leakage near the pixel electrode 8 and an image with high contrast was obtained.
【0027】なお、画素電極8の膜厚は30〜200n
mの範囲で良く、また材料はチタン以外のタンタル(T
a)、クロム(Cr)、モリブデン(Mo)などのアル
ミニウムより反射率の低い導電性材料でもよく、または
透明導電性材料のインジウム−錫酸化物(ITO)でも
かまわない。The pixel electrode 8 has a thickness of 30 to 200 n.
m and the material is tantalum other than titanium (T
a), a conductive material having a lower reflectance than aluminum, such as chromium (Cr) or molybdenum (Mo), or indium-tin oxide (ITO) as a transparent conductive material may be used.
【0028】また、本構成は共通電極3が信号配線7と
同じ層に形成される場合においても、画素電極8に関す
る事項を共通電極3に当てはめることで有効である。 (実施の形態2)図2(a)は本発明の(実施の形態
2)におけるアレイ基板の画素部の平面構成を概略的に
示し、図2(b)は図2(a)図の一点鎖線での液晶表
示装置の断面構成の概略断面図を示す。上記第1の実施
の形態の場合と共通する部分についてはその説明を省略
し、異なる部分について述べる。This configuration is effective even when the common electrode 3 is formed in the same layer as the signal wiring 7 by applying the items related to the pixel electrode 8 to the common electrode 3. (Embodiment 2) FIG. 2 (a) schematically shows a planar configuration of a pixel portion of an array substrate according to (Embodiment 2) of the present invention, and FIG. 2 (b) is a point of FIG. 2 (a). 1 is a schematic cross-sectional view of a cross-sectional configuration of a liquid crystal display device taken along a chain line. A description of parts common to the first embodiment is omitted, and different parts will be described.
【0029】(実施の形態2)は、第2絶縁体層6のパ
ターン形成後、n+アモルファスシリコン(n+−α−
Si)、チタン(Ti)の2層を連続堆積させ、ドライ
エッチングによって一括パターン形成を行い、画素電極
8、蓄積容量部9および信号配線部を図のように形成し
た。(Embodiment 2) shows that after the pattern formation of the second insulator layer 6, n + amorphous silicon (n + -α-
Two layers of Si) and titanium (Ti) were successively deposited, and a collective pattern was formed by dry etching to form a pixel electrode 8, a storage capacitor portion 9, and a signal wiring portion as shown in the figure.
【0030】さらに、アルミニウム(Al)を堆積さ
せ、チタン(Ti)で形成した前記の信号配線部に重畳
するように、ウエットエッチングによって信号配線7を
形成した。この信号配線7をチタン/アルミニウム(T
i/Al)の2層にする構成により、(実施の形態1)
と比較して、信号配線7の断線不良に対する裕度をより
大きくすることができ、また配線抵抗をより小さくする
ことができる。この液晶表示装置の点灯画像検査を行っ
たところ、画素電極8の近傍に非配向光抜けも無く、コ
ントラストの高い画像が得られることが確認された。Further, aluminum (Al) was deposited, and the signal wiring 7 was formed by wet etching so as to overlap the signal wiring portion formed of titanium (Ti). This signal wiring 7 is made of titanium / aluminum (T
(Embodiment 1)
As compared with, the tolerance for the disconnection failure of the signal wiring 7 can be further increased, and the wiring resistance can be further reduced. When a lighting image inspection of this liquid crystal display device was performed, it was confirmed that there was no non-alignment light leakage near the pixel electrode 8 and an image with high contrast was obtained.
【0031】[0031]
【発明の効果】以上のように本発明のアクティブマトリ
クス型液晶表示装置は、広い視角で良好な多階調表示を
実現できるIPS方式の液晶表示装置において、信号配
線の膜厚を薄くするという簡易な構成によって、断線不
良に対する裕度を小さくしたり、また配線抵抗を大きく
したりすることなく、画素電極の近傍の非配向光抜けを
防止でき、またパネル外光の反射を抑えることができ、
コントラストの高い画像を得ることができる。As described above, the active matrix type liquid crystal display device of the present invention is a simple IPS type liquid crystal display device capable of realizing good multi-gradation display with a wide viewing angle by reducing the thickness of the signal wiring. With such a configuration, it is possible to prevent non-alignment light leakage near the pixel electrode and to suppress reflection of light outside the panel without reducing the margin for disconnection failure or increasing the wiring resistance.
An image with high contrast can be obtained.
【図1】本発明の(実施の形態1)のアクティブマトリ
クス液晶表示装置におけるアレイ基板の画素部の平面構
成を概略的に示す平面図と断面図FIGS. 1A and 1B are a plan view and a sectional view schematically showing a planar configuration of a pixel portion of an array substrate in an active matrix liquid crystal display device according to Embodiment 1 of the present invention. FIGS.
【図2】本発明の(実施の形態2)のアクティブマトリ
クス液晶表示装置におけるアレイ基板の画素部の平面構
成を概略的に示す平面図と断面図FIGS. 2A and 2B are a plan view and a sectional view schematically showing a planar configuration of a pixel portion of an array substrate in an active matrix liquid crystal display device according to a second embodiment of the present invention. FIGS.
【図3】従来のアクティブマトリクス液晶表示装置にお
けるアレイ基板の画素部の平面構成を概略的に示す平面
図と断面図FIG. 3 is a plan view and a cross-sectional view schematically showing a planar configuration of a pixel portion of an array substrate in a conventional active matrix liquid crystal display device.
1 ガラス基板 2 走査配線 3 共通電極 4 第1絶縁体層 5 半導体層 6 第2絶縁体層 7 信号配線 8 画素電極 9 蓄積容量部 10 第3絶縁体層 11 TFT 12 アレイ基板 13 対向基板 14 液晶層 15 遮光膜 Reference Signs List 1 glass substrate 2 scanning wiring 3 common electrode 4 first insulating layer 5 semiconductor layer 6 second insulating layer 7 signal wiring 8 pixel electrode 9 storage capacitor section 10 third insulating layer 11 TFT 12 array substrate 13 facing substrate 14 liquid crystal Layer 15 Light shielding film
Claims (3)
線と走査配線、その各交差点に対応して少なくとも一つ
以上のスイッチング素子、前記スイッチング素子に接続
された櫛形状の画素電極、前記画素電極と咬合して形成
された櫛形状の共通電極を有するアレイ基板と、前記ア
レイ基板に対向して配置された対向基板と、前記アレイ
基板と前記対向基板とに狭持された液晶層を具備し、前
記画素電極が、前記信号配線と同じ層に形成され、なお
かつ前記信号配線の膜厚より薄いことを特徴とするアク
ティブマトリクス型液晶表示装置。1. A plurality of signal wirings and scanning wirings arranged in a matrix, at least one or more switching elements corresponding to respective intersections thereof, a comb-shaped pixel electrode connected to the switching elements, and the pixel electrode An array substrate having a comb-shaped common electrode formed by engaging with the array substrate, a counter substrate disposed to face the array substrate, and a liquid crystal layer sandwiched between the array substrate and the counter substrate. An active matrix type liquid crystal display device, wherein the pixel electrode is formed in the same layer as the signal wiring, and is thinner than the film thickness of the signal wiring.
で形成されることを特徴とする請求項1記載のアクティ
ブマトリクス型液晶表示装置。2. The active matrix liquid crystal display device according to claim 1, wherein the pixel electrode and the signal wiring are formed of different conductive materials.
射率の小さい導電性材料で形成されるか、画素電極が透
明導電性材料で形成されることを特徴とする請求項1ま
たは請求項2記載のアクティブマトリクス型液晶表示装
置。3. The pixel electrode according to claim 1, wherein the outermost surface of the pixel electrode is formed of a conductive material having a lower reflectance than aluminum, or the pixel electrode is formed of a transparent conductive material. Active matrix type liquid crystal display device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6713397A JP4036498B2 (en) | 1997-03-21 | 1997-03-21 | Active matrix liquid crystal display device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6713397A JP4036498B2 (en) | 1997-03-21 | 1997-03-21 | Active matrix liquid crystal display device |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004347926A Division JP4215708B2 (en) | 2004-12-01 | 2004-12-01 | Active matrix liquid crystal display device |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH10260431A true JPH10260431A (en) | 1998-09-29 |
JP4036498B2 JP4036498B2 (en) | 2008-01-23 |
Family
ID=13336105
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6713397A Expired - Fee Related JP4036498B2 (en) | 1997-03-21 | 1997-03-21 | Active matrix liquid crystal display device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4036498B2 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6266118B1 (en) | 1998-05-29 | 2001-07-24 | Hyundai Electronics Industries Co., Ltd. | Liquid crystal display of high aperture ratio and high transmittance having multi-domain having transparent conductive pixel and counter electrodes on the same substrate |
KR20010092396A (en) * | 2000-03-21 | 2001-10-24 | 니시가키 코지 | Active matrix substrate and manufacturing method thereof |
KR100303448B1 (en) * | 1999-04-26 | 2001-10-29 | 윤종용 | a liquid crystal display and a manufacturing method thereof |
KR100311212B1 (en) * | 1999-06-29 | 2001-11-02 | 박종섭 | LCD having high aperture ratio and high transmittance |
JP2002297057A (en) * | 2001-03-30 | 2002-10-09 | Toshiba Corp | Image display device and manufacturing method therefor |
US6469764B1 (en) | 1998-05-29 | 2002-10-22 | Hyundai Display Technology Inc. | Liquid crystal display and method for manufacturing the same |
JP2003222903A (en) * | 2002-01-30 | 2003-08-08 | Nec Corp | Liquid crystal display device |
JP2003228081A (en) * | 2002-01-31 | 2003-08-15 | Nec Corp | Liquid crystal display device and manufacturing method therefor |
JP2005283870A (en) * | 2004-03-29 | 2005-10-13 | International Display Technology Kk | Image display apparatus |
KR100566385B1 (en) * | 2001-04-07 | 2006-03-31 | 오바야시세이꼬우 가부시끼가이샤 | Active matrix typed liquid crystal display device with horizontal electric field |
KR100607145B1 (en) * | 2000-02-11 | 2006-08-01 | 엘지.필립스 엘시디 주식회사 | In plane switching mode liquid crystal display device |
KR100621857B1 (en) * | 1999-03-19 | 2006-09-12 | 엘지.필립스 엘시디 주식회사 | Liquid Crystal Display Device |
CN100374943C (en) * | 2003-11-29 | 2008-03-12 | Lg.菲利浦Lcd株式会社 | In-plane switching mode liquid crystal display device |
JP2010181785A (en) * | 2009-02-09 | 2010-08-19 | Hitachi Displays Ltd | Liquid crystal display device |
CN105826328A (en) * | 2016-05-03 | 2016-08-03 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof, and display device |
-
1997
- 1997-03-21 JP JP6713397A patent/JP4036498B2/en not_active Expired - Fee Related
Cited By (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6266118B1 (en) | 1998-05-29 | 2001-07-24 | Hyundai Electronics Industries Co., Ltd. | Liquid crystal display of high aperture ratio and high transmittance having multi-domain having transparent conductive pixel and counter electrodes on the same substrate |
US6469764B1 (en) | 1998-05-29 | 2002-10-22 | Hyundai Display Technology Inc. | Liquid crystal display and method for manufacturing the same |
KR100621857B1 (en) * | 1999-03-19 | 2006-09-12 | 엘지.필립스 엘시디 주식회사 | Liquid Crystal Display Device |
KR100303448B1 (en) * | 1999-04-26 | 2001-10-29 | 윤종용 | a liquid crystal display and a manufacturing method thereof |
KR100311212B1 (en) * | 1999-06-29 | 2001-11-02 | 박종섭 | LCD having high aperture ratio and high transmittance |
KR100607145B1 (en) * | 2000-02-11 | 2006-08-01 | 엘지.필립스 엘시디 주식회사 | In plane switching mode liquid crystal display device |
KR20010092396A (en) * | 2000-03-21 | 2001-10-24 | 니시가키 코지 | Active matrix substrate and manufacturing method thereof |
JP2002297057A (en) * | 2001-03-30 | 2002-10-09 | Toshiba Corp | Image display device and manufacturing method therefor |
KR100566385B1 (en) * | 2001-04-07 | 2006-03-31 | 오바야시세이꼬우 가부시끼가이샤 | Active matrix typed liquid crystal display device with horizontal electric field |
US6888601B2 (en) | 2002-01-30 | 2005-05-03 | Nec Lcd Technologies, Ltd. | Lateral electric field liquid crystal display device |
JP2003222903A (en) * | 2002-01-30 | 2003-08-08 | Nec Corp | Liquid crystal display device |
US7012665B2 (en) | 2002-01-31 | 2006-03-14 | Nec Lcd Technologies, Ltd. | Liquid crystal display device and method for manufacturing the same |
JP2003228081A (en) * | 2002-01-31 | 2003-08-15 | Nec Corp | Liquid crystal display device and manufacturing method therefor |
US7518667B2 (en) | 2002-01-31 | 2009-04-14 | Nec Lcd Technologies, Ltd. | Method for manufacturing a liquid crystal display device |
CN100374943C (en) * | 2003-11-29 | 2008-03-12 | Lg.菲利浦Lcd株式会社 | In-plane switching mode liquid crystal display device |
JP2005283870A (en) * | 2004-03-29 | 2005-10-13 | International Display Technology Kk | Image display apparatus |
JP2010181785A (en) * | 2009-02-09 | 2010-08-19 | Hitachi Displays Ltd | Liquid crystal display device |
CN105826328A (en) * | 2016-05-03 | 2016-08-03 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method thereof, and display device |
WO2017190624A1 (en) * | 2016-05-03 | 2017-11-09 | 京东方科技集团股份有限公司 | Array substrate and manufacturing method therefor, and display device |
Also Published As
Publication number | Publication date |
---|---|
JP4036498B2 (en) | 2008-01-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10133103B2 (en) | Manufacturing method for liquid crystal display device | |
JP5079462B2 (en) | Liquid crystal device and electronic device | |
US7110075B2 (en) | Liquid crystal display with domain-defining members and separate opening in the common electrode overlapping the gate or data lines | |
KR100246980B1 (en) | Active matrix type liquid crystal display elements | |
US7671954B2 (en) | Liquid crystal display device and method for fabricating the same | |
US6603524B1 (en) | LCD device having pixel electrodes asymmetrically overlapping gate and/or source signal lines | |
US6570638B2 (en) | Liquid crystal display including pixel electrodes with plurality of openings | |
US6954246B2 (en) | Liquid crystal display | |
JP3204912B2 (en) | Active matrix liquid crystal display | |
US6657694B2 (en) | In-plane switching LCD device having slanted corner portions | |
JP4036498B2 (en) | Active matrix liquid crystal display device | |
US20100244035A1 (en) | Display panel and method of forming thereof | |
JP3795235B2 (en) | Active matrix type liquid crystal display device | |
WO2007129420A1 (en) | Display device | |
US20080100784A1 (en) | Liquid crystal device and electronic apparatus | |
US6583841B2 (en) | In-Plane switching LCD panel wherein pixel electrodes and common electrodes having plurality of first tips and second tips respectively | |
US7532293B2 (en) | In plane switching LCD with alternating common and pixel electrodes having polygonal lattice shapes | |
US6864935B2 (en) | Liquid crystal display | |
US20120113372A1 (en) | Liquid crystal display panel | |
JP2009116058A (en) | Liquid crystal device and electronic apparatus | |
JPH0954341A (en) | Active matrix type liquid crystal display element | |
JP4215708B2 (en) | Active matrix liquid crystal display device | |
JP2000250056A (en) | Liquid crystal display device and electronic equipment | |
JP2007057752A (en) | Liquid crystal device | |
JP3429411B2 (en) | Active matrix type liquid crystal display |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20041005 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041201 |
|
A911 | Transfer of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20041209 |
|
A912 | Removal of reconsideration by examiner before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20050114 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070723 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070903 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071030 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101109 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111109 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121109 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131109 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131109 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20141109 Year of fee payment: 7 |
|
S533 | Written request for registration of change of name |
Free format text: JAPANESE INTERMEDIATE CODE: R313533 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313113 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |