JPH10242643A - Manufacturing method of multilayer printed wiring board - Google Patents

Manufacturing method of multilayer printed wiring board

Info

Publication number
JPH10242643A
JPH10242643A JP5563997A JP5563997A JPH10242643A JP H10242643 A JPH10242643 A JP H10242643A JP 5563997 A JP5563997 A JP 5563997A JP 5563997 A JP5563997 A JP 5563997A JP H10242643 A JPH10242643 A JP H10242643A
Authority
JP
Japan
Prior art keywords
wiring board
prepreg
printed wiring
manufacturing
multilayer printed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP5563997A
Other languages
Japanese (ja)
Inventor
Shoji Okamoto
昌治 岡本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Chemical Corp
Original Assignee
Toshiba Chemical Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Chemical Corp filed Critical Toshiba Chemical Corp
Priority to JP5563997A priority Critical patent/JPH10242643A/en
Publication of JPH10242643A publication Critical patent/JPH10242643A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a method in which a plurality of inner-layer boards are aligned with good accuracy, and in which especially a thin multilayer wiring board comprising six or more conductor layers is manufactured with high produc tivity and at low costs. SOLUTION: In a manufacturing method for a multilayered printed wiring board, a plurality of inner-layer boards 4 in which wiring patterns are formed respectively on their surfaces, and their back faces are laminated via a prepreg 5a between the boards, and the whole assembly is heated, pressurized and molded integrally. In the manufacturing method, piano wires 9 or thin wires for alignment are sewn in prescribed positions in the inner layers 4 and the prepreg 5a.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、多層プリント配線
板の位置精度を向上させる製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing a multilayer printed wiring board with improved positional accuracy.

【0002】[0002]

【従来の技術】近年、産業用の電子機器等の高速化や高
密度化の進行に伴い、電子部品を搭載する配線板の高多
層化、薄物化が進められており、特に6 層以上の多層配
線板の需要が増大している。
2. Description of the Related Art In recent years, with the progress of higher speed and higher density of industrial electronic devices, wiring boards on which electronic components are mounted have been increased in the number of layers and thinned. The demand for multilayer wiring boards is increasing.

【0003】従来、このような多層配線板は、図4(6
層配線板の例)に示すように、絶縁板1の表裏両面に信
号用と電源用の2 つの配線パターン2,3をそれぞれ形
成した内層板4の2 枚を、板間に適当な枚数のプリプレ
グ5aを挟んで積層し、さらにその両面にそれぞれプリ
プレグ5bと外層銅箔6を重ね合わせた後、全体をホッ
トプレス等により加熱加圧し、一体に成形することによ
り製造されている。
Conventionally, such a multilayer wiring board is shown in FIG.
As shown in (Example of Layered Wiring Board), two inner-layer boards 4 each having two wiring patterns 2 and 3 for signal and power supply formed on the front and back surfaces of the insulating board 1, respectively. The prepreg 5a is laminated with the prepreg 5a interposed therebetween, and further, the prepreg 5b and the outer layer copper foil 6 are overlapped on both surfaces thereof, and then the whole is heated and pressurized by a hot press or the like to be integrally molded.

【0004】そして、このような従来の製造方法におい
て、内層板相互の配線パターンの位置合せは、従来から
以下に示す各種の方式で行われている。
[0004] In such a conventional manufacturing method, the alignment of the wiring pattern between the inner layer plates has been conventionally performed by the following various methods.

【0005】(a)ピンラミネーション方式 外層銅箔6、内層板4、プリプレグ5a,5b等の積層
すべき全ての板の所定の位置に同じピッチでガイド孔を
明けるとともに、専用の金型の型面に所定のピツチで金
属製のガイドピンを立て、これらのピンを前述のガイド
孔に押嵌させて位置合せを行う。
(A) Pin lamination method Guide holes are formed at predetermined positions on all the plates to be laminated, such as the outer copper foil 6, the inner plate 4, and the prepregs 5a and 5b, at the same pitch. Metal guide pins are set up on the surface with predetermined pitches, and these pins are pressed into the above-described guide holes to perform positioning.

【0006】(b)多層成形方式(シーケンシャル方
式) 初めに、4 層板を作り回路を完成した後、これに内層板
を1 枚ずつ重ねて成形を行い、これを必要なだけ繰り返
す。
(B) Multilayer molding method (sequential method) First, after a four-layer plate is formed and a circuit is completed, an inner layer plate is superposed one by one and molded, and this is repeated as necessary.

【0007】(c)接着剤方式 複数枚の内層板4とプリプレグ5aにそれぞれ位置合せ
用の孔を明け、これを重ねて位置合せ用治具にセットし
た後、シアノクリレート系等の接着剤を用いて板間を相
互に接着固定する。
(C) Adhesive system A plurality of inner layer plates 4 and prepregs 5a are respectively provided with holes for positioning, and these holes are stacked and set on a positioning jig, and then an adhesive such as cyanoacrylate is used. The plates are bonded and fixed to each other using.

【0008】(d)はとめ方式 接着剤の代わりにはとめを用い、位置合せされた状態で
固定する。すなわち、図5に示すように、内層板4とプ
リプレグ5aとを位置合せしつつ順に重ねたものに、は
とめ7を打ち込んだ後、はとめ7の先端部7aをかしめ
て機械的に締結する。
(D) Stopper method A stop is used instead of the adhesive, and fixed in an aligned state. That is, as shown in FIG. 5, after the inner slab 4 and the prepreg 5 a are sequentially stacked while being aligned with each other, the stake 7 is driven, and then the tip 7 a of the stake 7 is caulked and mechanically fastened. .

【0009】[0009]

【発明が解決しようとする課題】しかしながら、これら
の位置合せおよび固定方式においては、それぞれ以下に
示すような問題があった。
However, these alignment and fixing methods have the following problems, respectively.

【0010】(a)ピンラミネーション方式 高精度の位置合せが可能である反面、小型のプレスしか
使用することができず、生産性が低い。また、加熱、加
圧成形後のピン抜き作業およびピン周りに付着した樹脂
の除去作業に時間がかかる。
(A) Pin lamination method Although high-accuracy alignment is possible, only a small press can be used, and productivity is low. Also, it takes time to remove the pin after heating and pressure molding and to remove the resin adhering around the pin.

【0011】(b)多層成形方式(シーケンシャル方
式) 最終的な多層配線板の製造までに時間がかかり、短納期
という市場の要求に応じきれない。
(B) Multilayer molding method (sequential method) It takes a long time to manufacture a final multilayer wiring board, and cannot meet the market demand for a short delivery time.

【0012】(c)接着剤方式 固定強度が十分でないばかりでなく、加熱、加圧する成
形時に接着剤が劣化して固定部に割れや剥がれが生じる
ため、位置合せ精度の低下が生じやすい。
(C) Adhesive method Not only the fixing strength is not sufficient, but also the adhesive deteriorates at the time of molding by heating and pressing, and cracks or peels off at the fixing portion.

【0013】(d)はとめ方式 複数枚の内層板を精度よく位置合せし、特に6 層以上の
導体層を有する多層配線板を高い生産性で安価に製造す
る方法であるが、近年の薄物化、特に0.2 mm未満の複
数枚の内層板と板間にプリプレグを介してそれぞれ積層
し、さらにその両面にそれぞれ外層銅箔を重ね合わせた
後、加熱加圧して一体成形すると、外層銅箔のはとめ部
周りにしわが発生する。
(D) Stopping method This is a method of precisely aligning a plurality of inner layer boards, and in particular, manufacturing a multi-layer wiring board having six or more conductor layers at high productivity and at low cost. In particular, after laminating a plurality of inner layer plates having a thickness of less than 0.2 mm and a prepreg between the plates, and further laminating the outer layer copper foil on both sides thereof, and then integrally molding by heating and pressing, the outer layer copper foil is formed. Wrinkles occur around the staples.

【0014】本発明の目的は、これらの問題を解決する
ためになされたもので、複数枚の内層板を精度よく位置
合せし、特に6 層以上の導体層を有する薄物多層配線板
を高い生産性で安価に製造する方法を提供することにあ
る。
SUMMARY OF THE INVENTION An object of the present invention is to solve these problems and to accurately align a plurality of inner layer boards, and particularly to produce a thin multilayer wiring board having six or more conductor layers at a high level. It is an object of the present invention to provide a method for manufacturing the semiconductor device at low cost.

【0015】[0015]

【課題を解決するための手段】本発明の多層プリント配
線板の製造方法は、表裏両面にそれぞれ配線パターンが
形成された複数枚の内層板を、板間にそれぞれプリプレ
グを介して積層し、さらにその両面に外層銅張板又は金
属箔を重ねた後、全体を加熱加圧して一体に成形する多
層プリント配線板の製造方法において、前記内層板とプ
リプレグの所定の位置に位置合せ用のピアノ線又は細線
を縫い込むことを特徴とするものである。
According to the method of manufacturing a multilayer printed wiring board of the present invention, a plurality of inner layer boards each having a wiring pattern formed on both front and back sides are laminated with a prepreg interposed between the boards. In a method for manufacturing a multilayer printed wiring board in which an outer layer copper-clad board or a metal foil is laminated on both surfaces thereof, and the whole is heated and pressed to be integrally formed, a piano wire for positioning the inner layer board and a prepreg at predetermined positions is provided. Alternatively, a thin wire is sewn.

【0016】以下、本発明を詳しく説明する。Hereinafter, the present invention will be described in detail.

【0017】本発明に用いる内層板、プリプレグおよび
外層銅箔は、多層プリント配線板において通常使用され
ている内層板、プリプレグおよび外層銅箔が使用できる
のであって、それらの製造方法や使用原材料に限定され
るものではない。
As the inner layer plate, prepreg and outer layer copper foil used in the present invention, the inner layer plate, prepreg and outer layer copper foil generally used in a multilayer printed wiring board can be used. It is not limited.

【0018】本発明に用いるピアノ線は、均一な太さに
冷間引抜きされた高抗張力鋼線であり、ピアノ線に代る
細線は、銅、黄銅、鉄、ニッケル、アルミニウム又はそ
れらの合金若しくはケイ素化合物などの金属線、又はテ
フロン等の耐熱性のある金属線以外の細線である。ピア
ノ線の場合には、通常市販されている0.3 mm未満の極
細なものを使用するのがよい。
The piano wire used in the present invention is a high tensile strength steel wire cold-drawn to a uniform thickness, and the fine wire replacing the piano wire is copper, brass, iron, nickel, aluminum, or an alloy or alloy thereof. It is a thin wire other than a metal wire such as a silicon compound or a heat-resistant metal wire such as Teflon. In the case of a piano wire, it is preferable to use a commercially available ultrafine wire of less than 0.3 mm.

【0019】次に図面を用いてピアノ線又は細線の縫い
込みの一例を説明する。
Next, an example of sewing a piano wire or a fine wire will be described with reference to the drawings.

【0020】図1は、本発明に係る6 層の多層プリント
配線板の層構成を示す断面図である。図2は、図1にお
ける楕円I部分の拡大図、図3は、図2の平面図であ
る。
FIG. 1 is a sectional view showing the layer structure of a six-layer multilayer printed wiring board according to the present invention. FIG. 2 is an enlarged view of the portion of the ellipse I in FIG. 1, and FIG. 3 is a plan view of FIG.

【0021】図1に示したように、表裏両面に配線パタ
ーンを形成した内層板4の2 枚を、その間にプリプレグ
5aを介して位置合わせし積層し、その所定の位置にピ
アノ線の結び目を入れる基準孔8を穿設する。
As shown in FIG. 1, two inner plates 4 having a wiring pattern formed on both front and back sides are aligned and laminated via a prepreg 5a therebetween, and a knot of a piano wire is placed at a predetermined position. A reference hole 8 to be inserted is formed.

【0022】図2の拡大図に示したように、基準孔8を
介してたすきがけにするように基準孔の外側の内層板4
とプリプレグ5aにピアノ線9を縫い込む。図3の平面
図に示すように、ピアノ線の縫い込みはa〜dの4 カ所
にX字状に縫い込むと、ズレ精度を良くするために望ま
しい。結び目9eを基準孔8の中につくることは、当て
板ステンレス板(図示せず)のへこみや傷をなくし、ま
た外層銅箔6のへこみをなくす点から望ましいものであ
る。
As shown in the enlarged view of FIG. 2, the inner layer plate 4 outside the reference hole is made to cross through the reference hole 8.
Then, the piano wire 9 is sewn into the prepreg 5a. As shown in the plan view of FIG. 3, it is desirable to sew the piano wire at four positions a to d in an X shape so as to improve the displacement accuracy. It is desirable to form the knot 9e in the reference hole 8 in order to eliminate dents and scratches on the stainless steel plate (not shown) and to eliminate dents in the outer copper foil 6.

【0023】[0023]

【作用】本発明の多層プリント配線板の製造方法は、6
層以上の総板厚1.0 mm以下の極薄板の内層板とプリプ
レグを極細のピアノ線で縫い込み、位置決めすることに
よって、従来のピンラミネーション方式やはとめ方式並
みの位置精度と、4 層板成形並みの成形作業性とを得る
ものである。また、従来のはとめ方式による外層銅箔の
しわをなくすことも可能となる。
The method of manufacturing a multilayer printed wiring board according to the present invention comprises:
By sewing and positioning the inner layer plate and the prepreg of ultra-thin plate with a total thickness of 1.0 mm or less with extra fine piano wire, positioning accuracy similar to the conventional pin lamination method and snap-fit method, and 4-layer plate molding This achieves the same level of molding workability. Also, it is possible to eliminate wrinkles of the outer layer copper foil by the conventional stop method.

【0024】[0024]

【発明の実施の形態】次に、実施例によって本発明を具
体的に説明するが、本発明はこれらの実施例によって限
定されるものではない。
Now, the present invention will be described in further detail with reference to Examples. However, it should be understood that the present invention is by no means restricted by such specific Examples.

【0025】実施例 表裏両面に厚さ35μmの配線パターンが形成された厚さ
0.1 mm、サイズ500×300 mmの内層板2 枚を、その
間に1080タイプのプリプレグ1 枚を挟んで重ねた。
これに基準孔を明け、その基準孔に直径0.1 mmのピア
ノ線を、図2,3のように縫い込み、6 層板用の内層材
を作成した。、しかる後、縫い込んだ内層材の両面に、
1080タイプのプリプレグ1 枚と厚さ18μmの外層銅
箔とをそれぞれ順に重ね、全体を175 ℃,4 〜40kg/
cm2の条件で90分間、加熱加圧一体に成形して、6 層
の多層プリント配線板を製造した。
Example A thickness in which a wiring pattern having a thickness of 35 μm was formed on both front and back surfaces.
Two inner plates having a size of 0.1 mm and a size of 500 × 300 mm were stacked with one 1080 type prepreg interposed therebetween.
A reference hole was made in this, and a piano wire having a diameter of 0.1 mm was sewn into the reference hole as shown in FIGS. 2 and 3 to prepare an inner layer material for a six-layer plate. Then, on both sides of the sewn inner layer material,
One 1080 type prepreg and 18 μm thick outer layer copper foil are laminated in this order, and the whole is 175 ° C., 4 to 40 kg /
It was heated and pressed integrally under the conditions of cm 2 for 90 minutes to produce a six-layer multilayer printed wiring board.

【0026】比較例1 実施例と同じ内層板とプリプレグと外層銅箔とを、直径
5 mmの金属ピンを用いた通常のピンラミネーション方
式によりそれぞれ位置合せ固定した以外は、実施例と同
様にして6 層の多層プリント配線板を製造した。
Comparative Example 1 The same inner layer plate, prepreg, and outer layer copper foil as those of
A six-layer multilayer printed wiring board was manufactured in the same manner as in Example, except that the alignment was fixed by a normal pin lamination method using 5 mm metal pins.

【0027】比較例2 実施例と同じ内層板の間にプリプレグを挟み込み、さら
にスペーサとしてガラス−エポキシ板を挟んだ後、内層
板との間を通常のシアノアクリレート系瞬間接着剤を用
いて接着剤方式で固定した以外は、実施例と同様の条件
で6 層の多層プリント配線板を製造した。
Comparative Example 2 A prepreg was sandwiched between the same inner layer plates as in the example, and a glass-epoxy plate was further sandwiched as a spacer, and then a gap between the inner layer plate and the inner layer plate was formed using an ordinary cyanoacrylate instant adhesive in an adhesive system. A multilayer printed wiring board having six layers was manufactured under the same conditions as in the example, except that it was fixed.

【0028】比較例3 実施例と同様に内層板とプリプレグとの内層材を直径5
mm,肉厚4 mmの黄銅製のはとめを用いて、はとめ方
式により位置合せ固定したが、それ以外は実施例と同様
な条件で6 層の多層プリント配線板を製造した。
COMPARATIVE EXAMPLE 3 An inner layer material of an inner layer plate and a prepreg having a diameter of 5
A 6-layer multilayer printed wiring board was manufactured under the same conditions as in the example except that the alignment was fixed by a fitting method using a fitting made of brass having a thickness of 4 mm and a thickness of 4 mm.

【0029】以上のようにして、実施例および比較例1
〜3で得られた多層プリント配線板の位置ずれ、寸法安
定性を次の方法によって試験したので、その結果を表1
に示した。
As described above, Example and Comparative Example 1
The positional deviation and dimensional stability of the multilayer printed wiring boards obtained in Nos. 1 to 3 were tested by the following methods.
It was shown to.

【0030】内層各層の位置ずれ:内層各配線パターン
間の基準孔間寸法のずれを縦横両方向についてそれぞれ
座標測定機で測定した。耐熱性:配線板をD−4 /100
処理後、260 ℃のハンダ中に30秒間、浸漬させた後、板
の状態(そり等)を目視で観察した。寸法安定性:MI
L法による。
Positional deviation of each inner layer: The deviation of the dimension between the reference holes between the wiring patterns of the inner layer was measured by a coordinate measuring machine in both the vertical and horizontal directions. Heat resistance: D-4 / 100 wiring board
After the treatment, the plate was immersed in a solder at 260 ° C. for 30 seconds, and the state of the plate (such as warpage) was visually observed. Dimensional stability: MI
According to the L method.

【0031】なお、表1中の内層の位置ずれの項目中、
L1とL2は、1 枚目の内層板の表裏の配線パターンを
表し、L3とL4は、2 枚目の内層板の表裏の配線パタ
ーンを表す。また、表中の○印は良好、△印は良好では
ないが、実用上差し支えないもの、×印は不良を表す。
In the item of displacement of the inner layer in Table 1,
L1 and L2 represent the wiring patterns on the front and back of the first inner layer board, and L3 and L4 represent the wiring patterns on the front and back of the second inner layer board. In the table, the mark ○ is not good and the mark △ is not good, but it is practically acceptable, and the mark × is defective.

【0032】[0032]

【表1】 [Table 1]

【0033】[0033]

【発明の効果】以上の説明及び表1からも明らかなよう
に、本発明の多層プリント配線板の製造方法は、複数枚
の内層板配線パターンを精度よく位置合せすることがで
き、特に6 層以上の薄物多層板を作業性よく製造するこ
とができる
As is clear from the above description and Table 1, the method for manufacturing a multilayer printed wiring board according to the present invention can accurately align a plurality of wiring patterns on an inner layer board, and particularly, a six-layer printed circuit board. The above thin multilayer board can be manufactured with good workability.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明に係る多層プリント配線板の層構成を分
離して示す断面図ある。
FIG. 1 is a sectional view showing a layer configuration of a multilayer printed wiring board according to the present invention separately.

【図2】図1における楕円I部分の拡大断面図である。FIG. 2 is an enlarged sectional view of an ellipse I in FIG.

【図3】図1における楕円I部分の拡大平面図である。FIG. 3 is an enlarged plan view of an ellipse I in FIG. 1;

【図4】従来製造方法に係る多層プリント配線板の層構
成を分離して示す断面図である。
FIG. 4 is a cross-sectional view showing a layer configuration of a multilayer printed wiring board according to a conventional manufacturing method separately.

【図5】従来製造方法のはとめ方式を説明する断面図で
ある。
FIG. 5 is a cross-sectional view illustrating a stop method of a conventional manufacturing method.

【符号の説明】[Explanation of symbols]

1 絶縁板 2,3 配線パターン 4 内層板 5a,5b プリプレグ 6 外層銅箔 7 はとめ 8 基準孔 9 ピアノ線 DESCRIPTION OF SYMBOLS 1 Insulating board 2, 3 Wiring pattern 4 Inner board 5a, 5b Prepreg 6 Outer copper foil 7 Stopper 8 Reference hole 9 Piano wire

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 表裏両面にそれぞれ配線パターンが形成
された複数枚の内層板を、板間にそれぞれプリプレグを
介して積層し、さらにその両面に外層銅張板又は金属箔
を重ねた後、全体を加熱加圧して一体に成形する多層プ
リント配線板の製造方法において、前記内層板とプリプ
レグの所定の位置に位置合せ用のピアノ線又は細線を縫
い込むことを特徴とする多層プリント配線板の製造方
法。
1. After laminating a plurality of inner-layer boards each having a wiring pattern formed on each of the front and back surfaces via a prepreg between the boards, and further laminating an outer-layer copper-clad board or metal foil on both sides thereof, Manufacturing a multilayer printed wiring board by integrally heating and pressing, wherein a piano wire or a fine wire for positioning is sewn to a predetermined position of the inner layer board and the prepreg, and the multilayer printed wiring board is manufactured. Method.
JP5563997A 1997-02-24 1997-02-24 Manufacturing method of multilayer printed wiring board Pending JPH10242643A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5563997A JPH10242643A (en) 1997-02-24 1997-02-24 Manufacturing method of multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5563997A JPH10242643A (en) 1997-02-24 1997-02-24 Manufacturing method of multilayer printed wiring board

Publications (1)

Publication Number Publication Date
JPH10242643A true JPH10242643A (en) 1998-09-11

Family

ID=13004384

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5563997A Pending JPH10242643A (en) 1997-02-24 1997-02-24 Manufacturing method of multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JPH10242643A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001043514A1 (en) * 1999-12-06 2001-06-14 Schweizer Electronic Ag Method and device for producing multilayer boards

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001043514A1 (en) * 1999-12-06 2001-06-14 Schweizer Electronic Ag Method and device for producing multilayer boards

Similar Documents

Publication Publication Date Title
JPWO2007046459A1 (en) Multilayer printed wiring board and manufacturing method thereof
JP2003249763A (en) Multilayer interconnection board and manufacturing method thereof
JP4043115B2 (en) Multi-layer printed wiring board
TW201410097A (en) Multilayer flexible printed circuit board and method for manufacturing same
JPH10163630A (en) Multi-layer printed circuit board and its manufacturing method
JPH06342977A (en) Manufacture of printed circuit board
JP2003110240A (en) Composite wiring board and manufacturing method thereof
JPH10242643A (en) Manufacturing method of multilayer printed wiring board
JP3165890B2 (en) Lay-up method of printed wiring board
JPS6313395A (en) Manufacture of multilayer printed interconnection board
JP2003152336A (en) Method of manufacturing multilayer printed wiring board
JPS6154938A (en) Manufacture of multilayer printed board
JPH06252554A (en) Manufacture of multilayered printed wiring board
JP2915538B2 (en) Manufacturing method of multilayer printed wiring board
JP3934826B2 (en) Manufacturing method of multilayer wiring board
JPH02206197A (en) Manufacture of multilayered printed wiring board
JP2004087853A (en) Multilayer metal foil clad laminate and its manufacturing method, and multilayer printed circuit board
JP2751115B2 (en) Manufacturing method of multilayer printed wiring board
JPH09293965A (en) Method of manufacturing multilayer wiring board
JPS6156495A (en) Method of producing multilayer printed circuit board
JPH0832235A (en) Production of multilayer printed wiring board
JPH0210888A (en) Manufacture of multilayer circuit board
JPH1168307A (en) Manufacture of multilayer circuit board
JPS62181128A (en) Preparation of multi-layer printed-wiring board
JPH1027965A (en) Production of multilayer wiring board