JPH09199427A - Single-wafer processing of wafer - Google Patents

Single-wafer processing of wafer

Info

Publication number
JPH09199427A
JPH09199427A JP670696A JP670696A JPH09199427A JP H09199427 A JPH09199427 A JP H09199427A JP 670696 A JP670696 A JP 670696A JP 670696 A JP670696 A JP 670696A JP H09199427 A JPH09199427 A JP H09199427A
Authority
JP
Japan
Prior art keywords
wafer
processing
wafers
processed
reaction chamber
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP670696A
Other languages
Japanese (ja)
Other versions
JP3469697B2 (en
Inventor
Hisataka Sugiyama
久嵩 杉山
Shigeru Suzuki
繁 鈴木
Shingo Hayashi
信吾 林
Nobuo Kashiwagi
伸夫 柏木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shibaura Machine Co Ltd
Original Assignee
Toshiba Machine Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Machine Co Ltd filed Critical Toshiba Machine Co Ltd
Priority to JP670696A priority Critical patent/JP3469697B2/en
Publication of JPH09199427A publication Critical patent/JPH09199427A/en
Application granted granted Critical
Publication of JP3469697B2 publication Critical patent/JP3469697B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a method for processing wafers by which all the wafers can be processed as real ones without using dummy wafers, etc., when a single- wafer semiconductor manufacturing device is started up or re-started after it is temporarily stopped. SOLUTION: This is a method for single-wafer processing of wafers. When a single-wafer semiconductor manufacturing device wherein a wafer is processed in a heating atmosphere in a reaction chamber 6 is started up or re-started after it is temporarily stopped, a first wafer 40 is set in the reaction chamber 6 and then it is taken out of the reaction chamber 6 without being processed after the temperature distribution is stabilized. The wafers from a second one on are serially set and processed in the reaction chamber 6. The first wafer which has been taken out of the reaction chamber 6 is cut in between the wafers after the second one and is processed.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】例えば、枚葉式減圧CVD装
置の様な、反応室内で加熱雰囲気下でウエハに処理を施
す枚葉式の半導体製造装置におけるウエハの処理方法に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wafer processing method in a single wafer type semiconductor manufacturing apparatus such as a single wafer low pressure CVD apparatus for processing a wafer in a reaction chamber under a heating atmosphere.

【0002】[0002]

【従来の技術】枚葉式の半導体製造装置の一例を図3及
び図4に示す。図3は枚葉式減圧CVD装置の概要を示
す平面図であり、図4は図3のA−A部の断面図であ
る。図中、1はトランスファチャンバ、2は搬送ロボッ
ト、3、4はカセットチャンバ、5、6はプロセスチャ
ンバ(反応室)、30はウエハ、34はカセットを表
す。
2. Description of the Related Art An example of a single wafer type semiconductor manufacturing apparatus is shown in FIGS. FIG. 3 is a plan view showing an outline of a single-wafer type low pressure CVD apparatus, and FIG. 4 is a cross-sectional view taken along the line AA of FIG. In the figure, 1 is a transfer chamber, 2 is a transfer robot, 3 and 4 are cassette chambers, 5 and 6 are process chambers (reaction chambers), 30 is a wafer, and 34 is a cassette.

【0003】トランスファチャンバ1の側面には、2つ
のカセットチャンバ3、4、及び2つのプロセスチャン
バ5、6が接続されている。トランスファチャンバ1の
内部には、ウエハをカセットチャンバとプロセスチャン
バとの間で移載する搬送ロボット2が設けられ、トラン
スファチャンバ1とカセットチャンバ3、4、あるいは
プロセスチャンバ5、6との間は、それぞれ、ゲートバ
ルブ9、10、11、12で仕切られている。カセット
チャンバ3、4の内部に設けられたカセットリフタ33
の上には、カセット34がセットされ、カセット34の
中にはウエハ30が収納されている。プロセスチャンバ
5、6の内部には、カーボン製のサセプタ41が備えら
れ、その上にウエハ40がセットされる。また、プロセ
スチャンバ5、6の内部には、内部の温度を検出する温
度検出器46が配置され、プロセスチャンバ5、6の天
井部には、石英ガラス窓45が設けられるとともに、こ
の石英ガラス窓45の上方には、プロセスチャンバ5、
6の内部を加熱するための赤外線ランプ43が配置され
ている。温度検出器46の出力は、制御装置37に送ら
れ、赤外線ランプ43の出力制御は、この制御装置37
によって行われる。
Two cassette chambers 3, 4 and two process chambers 5, 6 are connected to the side surface of the transfer chamber 1. Inside the transfer chamber 1, there is provided a transfer robot 2 for transferring wafers between the cassette chamber and the process chamber, and between the transfer chamber 1 and the cassette chambers 3, 4 or the process chambers 5, 6, The gate valves 9, 10, 11 and 12 respectively partition the gates. Cassette lifter 33 provided inside the cassette chambers 3 and 4
A cassette 34 is set on the upper side, and the wafer 30 is stored in the cassette 34. A susceptor 41 made of carbon is provided inside the process chambers 5 and 6, and the wafer 40 is set thereon. A temperature detector 46 for detecting the internal temperature is arranged inside the process chambers 5 and 6, and a quartz glass window 45 is provided at the ceiling of the process chambers 5 and 6, and the quartz glass window 45 is provided. Above the 45, the process chamber 5,
An infrared lamp 43 for heating the inside of 6 is arranged. The output of the temperature detector 46 is sent to the control device 37, and the output control of the infrared lamp 43 is performed by the control device 37.
Done by

【0004】この設備を用いて、概略、以下の様にウエ
ハの処理が行われる。搬送ロボット2によって、カセッ
トチャンバ3(あるいは4)の中のカセット34からウ
エハ30を抜き出し、プロセスチャンバ6(あるいは
5)の中へ搬送し、サセプタ41の上にセットし、赤外
線ランプ43によって所定の温度まで加熱した後、プロ
セスチャンバ6(あるいは5)の内部に反応ガスを供給
して、ウエハ表面に薄膜を形成する。処理が終了した
後、再び、搬送ロボット2を用いて、ウエハ40をカセ
ットチャンバ3(あるいは4)の中の元のカセット34
内へ回収する。
Using this equipment, the wafers are roughly processed as follows. The transfer robot 2 extracts the wafer 30 from the cassette 34 in the cassette chamber 3 (or 4), transfers it into the process chamber 6 (or 5), sets it on the susceptor 41, and sets it on the infrared lamp 43 in a predetermined manner. After heating to the temperature, a reaction gas is supplied into the process chamber 6 (or 5) to form a thin film on the wafer surface. After the processing is completed, the transfer robot 2 is used again to transfer the wafer 40 to the original cassette 34 in the cassette chamber 3 (or 4).
Collect inside.

【0005】ところで、枚葉式の半導体製造装置におい
て、上記の様にウエハに処理を施す際、従来、カセット
チャンバ3(あるいは4)のカセット34から、上から
順にあるいは下から順に、ウエハ30を抜き出して、プ
ロセスチャンバ6(あるいは5)の中へセットして、順
次、処理を行っていた。この様な順序で処理を行う場
合、装置の立ち上げ時あるいは一時停止後の再起動時に
は、プロセスチャンバの内部の温度が低下しているた
め、所定温度まで昇温させて安定化させる必要があるの
で、プロセスチャンバ内にウエハをセットせずに内部の
加熱を行い、内部の温度が十分に安定した後に、プロセ
スチャンバの中にウエハをセットして処理を開始するこ
とが一般的に行われている。
In the single-wafer type semiconductor manufacturing apparatus, when the wafer is processed as described above, conventionally, the wafer 30 is loaded from the cassette 34 of the cassette chamber 3 (or 4) in order from the top or the bottom. It was taken out, set in the process chamber 6 (or 5), and sequentially processed. When processing is performed in such an order, the temperature inside the process chamber is lowered when the apparatus is started up or restarted after a temporary stop, so it is necessary to raise the temperature to a predetermined temperature to stabilize it. Therefore, it is common practice to heat the inside without setting the wafer in the process chamber and set the wafer in the process chamber to start the process after the internal temperature has sufficiently stabilized. There is.

【0006】しかし、ウエハをセットして処理を始める
と、ウエハの存在によってプロセスチャンバ6の内部の
構成部品の温度分布に微妙な差異が生ずるために、一枚
目のウエハの処理結果と、プロセスチャンバ6の内部の
温度を大きく低下させることなく、引き続いて行われる
2枚目以降の処理結果に差が現れることが判明してい
る。即ち、ウエハが存在しない状態でプロセスチャンバ
6の内部の温度を昇温させ、一旦、安定させても、ウエ
ハをローディングすることによって、プロセスチャンバ
6の内部における熱の流れの状況が変動するので、制御
用の温度検出器46による測定値は同一であっても、ウ
エハ40の有無によって、プロセスチャンバ6の内部の
温度分布に差異が生ずる。このため、空の状態で加熱さ
れて温度が安定したプロセスチャンバ6内へセットされ
た一枚目のウエハと、先行のウエハを取り出した後の状
態のプロセスチャンバ6内へセットされた二枚目以降の
ウエハとの間で、その温度分布に微妙な差異が生じて、
処理結果に影響が現れる。
However, when the wafer is set and the processing is started, the presence of the wafer causes a slight difference in the temperature distribution of the components inside the process chamber 6. Therefore, the processing result of the first wafer and the process result. It has been found that a difference appears in the processing results of the second and subsequent sheets that are subsequently performed without significantly lowering the temperature inside the chamber 6. That is, even if the temperature inside the process chamber 6 is raised in a state where no wafer is present and once stabilized, the state of the heat flow inside the process chamber 6 changes due to the loading of the wafer. Even if the values measured by the temperature detector 46 for control are the same, the temperature distribution inside the process chamber 6 varies depending on the presence or absence of the wafer 40. Therefore, the first wafer set in the process chamber 6 heated in an empty state and having a stable temperature, and the second wafer set in the process chamber 6 in the state after the preceding wafer is taken out. Subsequent wafers have a slight difference in temperature distribution,
The processing result is affected.

【0007】この様な問題に対処すべく、最初からウエ
ハをセットした状態でプロセスチャンバ6内を加熱昇温
させて、内部の温度を安定させる方法も採用されている
が、この方法の場合、プロセスチャンバ6内の温度がす
でに所定の温度に近い状態になっているところへローデ
ィングされる2枚目以降のウエハとの間で熱履歴に差異
が生じ、やはり、一枚目のウエハの処理結果にその影響
が現れる。
In order to deal with such a problem, a method of heating and raising the temperature inside the process chamber 6 to stabilize the internal temperature in a state where the wafer is set from the beginning is also adopted, but in the case of this method, There is a difference in thermal history between the second and subsequent wafers loaded to the place where the temperature in the process chamber 6 is already close to the predetermined temperature. The effect appears in.

【0008】そこで、従来は、装置の立ち上げ時などの
際、先頭の一枚目のウエハにはダミーウエハを使用し
て、二枚目以降のウエハについて正規の処理を施した
り、あるいは、調整用に別のダミーウエハ専用のカセッ
トを設けておいて、一枚目の処理にはこのカセットの中
のダミーウエハを出して処理するなどの対策が採用され
ていた。
Therefore, conventionally, when the apparatus is started up, a dummy wafer is used as the first wafer, and the second and subsequent wafers are subjected to regular processing or adjustment. Another dummy wafer dedicated cassette is provided, and the first wafer is processed by taking out the dummy wafer in this cassette and processing it.

【0009】[0009]

【発明が解決しようとする課題】本発明は、上記の様な
問題点に鑑みなされたもので、その目的とするところ
は、枚葉式の半導体製造装置において、装置の立ち上げ
時あるいは一時停止後の再起動時に、ダミーウエハ等を
使用することなく、全てのウエハを正規のウエハとして
処理を行うことが可能なウエハの処理方法を提供するこ
とにある。
SUMMARY OF THE INVENTION The present invention has been made in view of the above problems, and an object of the present invention is to provide a single-wafer semiconductor manufacturing apparatus at the time of starting or temporarily stopping the apparatus. It is an object of the present invention to provide a wafer processing method capable of processing all wafers as regular wafers without using dummy wafers or the like when restarting later.

【0010】[0010]

【課題を解決するための手段】本発明のウエハの枚葉式
処理方法は、反応室内において加熱雰囲気下でウエハに
処理を施す枚葉式の半導体処理装置におけるウエハの処
理方法であって、装置の立ち上げ時あるいは一時停止後
の再起動時に、一枚目のウエハを反応室内へセットし、
反応室内の温度分布が安定した後、当該一枚目のウエハ
の処理を行わずに反応室内から抜き出し、二枚目以降の
ウエハについては、順次、反応室内へセットしてその処
理を行い、先に抜き出された当該一枚目のウエハについ
ては、二枚目以降のウエハの処理の間に順序を割り込ま
せて処理を行うことを特徴とする。
The wafer single-wafer processing method of the present invention is a wafer processing method in a single-wafer semiconductor processing apparatus in which a wafer is processed in a reaction chamber in a heating atmosphere. When starting up or restarting after a temporary stop, set the first wafer in the reaction chamber,
After the temperature distribution in the reaction chamber has stabilized, the first wafer is removed from the reaction chamber without being processed, and the second and subsequent wafers are sequentially set in the reaction chamber and processed. The first wafer extracted in step 1 is characterized in that the processing is performed by interrupting the order between the processing of the second and subsequent wafers.

【0011】上記の枚葉式処理方法を採用した場合、反
応室の内部の温度の安定のために反応室へセットした当
該一枚目のウエハについては、処理を行わずに、一旦、
プロセスチャンバの外に抜き出して、放冷する。当該一
枚目のウエハの温度が二枚目以降のウエハと同等な水準
まで低下した後、当該一枚目の処理を行う。なお、当該
一枚目のウエハの処理の順序は、二枚目以降のウエハの
処理の間に適宜、割り込ませて行うことができる。
When the above-mentioned single-wafer processing method is adopted, the first wafer set in the reaction chamber for stabilizing the temperature inside the reaction chamber is not processed but is temporarily
Pull out of the process chamber and allow to cool. After the temperature of the first wafer has dropped to a level equivalent to that of the second and subsequent wafers, the first wafer is processed. The order of processing the first wafer can be appropriately interrupted during the processing of the second and subsequent wafers.

【0012】[0012]

【発明の実施の形態】図3及び図4に一例として示した
枚葉式の半導体製造装置においてウエハの処理を行う
際、本発明による枚葉式処理方法を適用した場合に、プ
ロセスチャンバ6(反応室)内へセットされたウエハ4
0が受ける熱エネルギのモデル図を、図1に示す。ま
た、比較のため、同様の装置において従来の方法を適用
した場合に、ウエハが受ける熱エネルギのモデル図を、
図2に示す。図1及び図2中、縦軸は、プロセスチャン
バ6内の温度検出器46による温度測定値、横軸は、経
過時間及びプロセスチャンバ6内にセットされているウ
エハの番号を示す。また、図3及び図4に示した装置
は、従来の技術の項において説明した装置と同一である
ので、その説明は省略する。
BEST MODE FOR CARRYING OUT THE INVENTION When a wafer is processed in a single wafer type semiconductor manufacturing apparatus shown in FIGS. 3 and 4 as an example, when a single wafer processing method according to the present invention is applied, a process chamber 6 ( Wafer 4 set in the reaction chamber)
A model diagram of heat energy received by 0 is shown in FIG. For comparison, a model diagram of the thermal energy received by the wafer when the conventional method is applied to the same device,
As shown in FIG. 1 and 2, the vertical axis represents the temperature measurement value by the temperature detector 46 in the process chamber 6, and the horizontal axis represents the elapsed time and the number of the wafer set in the process chamber 6. Further, the apparatus shown in FIGS. 3 and 4 is the same as the apparatus described in the section of the prior art, and thus the description thereof will be omitted.

【0013】図1に示す様に、本発明によるウエハの枚
葉式処理方法を適用した場合、装置の立ち上げ時あるい
は一時停止後の再起動時に、プロセスチャンバ6内の温
度分布を安定させることを目的として、先ず、一枚目の
ウエハをプロセスチャンバ6内へセットする。プロセス
チャンバ6内の温度分布が安定した後、当該一枚目のウ
エハの処理を行わずにプロセスチャンバ6内から抜き出
して、一旦、カセットチャンバ3内のカセット30内に
回収する。次いで、二枚目のウエハをプロセスチャンバ
6内へセットして、正規の処理を開始する。二枚目のウ
エハが処理されている間、先に抜き出された一枚目のウ
エハは、カセット30内で放冷され、他のウエハと同等
な温度まで低下する。この一枚目のウエハについては、
二枚目のウエハの処理が終了した後、二枚目と三枚目と
の間に、順序を割り込ませて正規の処理を行う(図4参
照)。
As shown in FIG. 1, when the wafer single-wafer processing method according to the present invention is applied, the temperature distribution in the process chamber 6 is stabilized when the apparatus is started up or restarted after a temporary stop. For that purpose, first, the first wafer is set in the process chamber 6. After the temperature distribution in the process chamber 6 is stabilized, the first wafer is taken out of the process chamber 6 without being processed and is temporarily collected in the cassette 30 in the cassette chamber 3. Next, the second wafer is set in the process chamber 6 and regular processing is started. While the second wafer is being processed, the first wafer extracted earlier is allowed to cool in the cassette 30 and is cooled to the same temperature as the other wafers. For this first wafer,
After the processing of the second wafer is completed, the order is interrupted between the second wafer and the third wafer to perform regular processing (see FIG. 4).

【0014】なお、一枚目のウエハの処理を割り込ませ
るタイミングについては、上記の例の様に二枚目と三枚
目との間に限定されるものではなく、一枚目のウエハの
温度が十分、低下して安定するために必要な時間、及
び、三枚目以降のウエハの処理のための装置の動作の都
合などを勘案して、決定すればよい。
The timing for interrupting the processing of the first wafer is not limited to the timing between the second and third wafers as in the above example, but the temperature of the first wafer may be interrupted. However, it may be determined in consideration of the time required to sufficiently reduce and stabilize, and the convenience of the operation of the apparatus for processing the third and subsequent wafers.

【0015】図1に示す様に、プロセスチャンバ内の温
度分布の安定化の際に一枚目のウエハが受けるエネルギ
ーをE0 、二枚目のウエハが正規の処理の際に受けるエ
ネルギーをE2 、一枚目のウエハが正規の処理の際に受
けるエネルギをE1 、n枚目のウエハが正規の処理の際
に受けるエネルギをEn とすると、これらのエネルギの
値の間で、概略、以下の様な関係が成り立つ。
As shown in FIG. 1, the energy received by the first wafer during stabilization of the temperature distribution in the process chamber is E 0 , and the energy received by the second wafer during normal processing is E. 2. Let E 1 be the energy received by the first wafer during the regular processing and E n be the energy received by the n-th wafer during the regular processing. , The following relationship holds.

【0016】E0 > E1 = E2 = En これに対して、図2に示す様に、一枚目のウエハをプロ
セスチャンバ内の温度分布の安定化のために用いた後、
引き続いて、そのまま当該一枚目のウエハの正規の処理
を開始した場合、上記のエネルギの値の間の関係は、概
略、以下の様になる。
E 0 > E 1 = E 2 = E n On the other hand, as shown in FIG. 2, after the first wafer is used for stabilizing the temperature distribution in the process chamber,
Subsequently, when the normal processing of the first wafer is started as it is, the relationship between the above energy values is roughly as follows.

【0017】E1 > E2 = En 以上の様に、本発明によるウエハの枚葉式処理方法を適
用することによって、正規の処理の際、各ウエハをセッ
トする前におけるプロセスチャンバ内の温度分布、及び
処理の間に各ウエハが受ける熱履歴が共に同等なものと
なる結果、一枚目にダミーウエハを組み入れたり、ある
いは一枚目のウエハを規格外れ品として処分したりする
必要が無くなる。
E 1 > E 2 = E n As described above, by applying the wafer single wafer processing method according to the present invention, the temperature in the process chamber before each wafer is set during normal processing. As a result of the distribution being equal and the thermal history being received by each wafer during processing being equal, there is no need to incorporate a dummy wafer into the first wafer or dispose of the first wafer as a nonstandard product.

【0018】[0018]

【発明の効果】本発明によるウエハの枚葉式処理方法を
適用することによって、枚葉式の半導体製造装置におい
て、装置の立ち上げ時あるいは一時停止後の再起動時
に、ダミーウエハ等を使用することなく、全てのウエハ
を正規のウエハとして処理することが可能となる。その
結果、装置の生産能率の向上、あるいは歩留まりの向上
に効果がある。
By applying the wafer single wafer processing method according to the present invention, in a single wafer semiconductor manufacturing apparatus, a dummy wafer or the like is used when the apparatus is started up or restarted after being temporarily stopped. Instead, all wafers can be processed as regular wafers. As a result, it is effective in improving the production efficiency of the device or improving the yield.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明のウエハの枚葉式処理方法を適用した場
合に、プロセスチャンバ内へセットされたウエハが受け
る熱エネルギを示すモデル図。
FIG. 1 is a model diagram showing thermal energy received by a wafer set in a process chamber when a single wafer processing method of the present invention is applied.

【図2】従来のウエハの枚葉式処理方法を適用した場合
に、プロセスチャンバ内へセットされたウエハが受ける
熱エネルギを示すモデル図。
FIG. 2 is a model diagram showing thermal energy received by a wafer set in a process chamber when a conventional single wafer processing method is applied.

【図3】枚葉式の半導体製造装置の概要を示す平面図。FIG. 3 is a plan view showing an outline of a single-wafer type semiconductor manufacturing apparatus.

【図4】図3の枚葉式の半導体製造装置のAA部の断面
図。
4 is a sectional view of an AA portion of the single-wafer type semiconductor manufacturing apparatus of FIG.

【符号の説明】 1・・・トランスファチャンバ、2・・・搬送ロボッ
ト、3、4・・・カセットチャンバ、5、6・・・プロ
セスチャンバ、30・・・ウエハ、33・・・カセット
リフタ、34・・・カセット、37・・・制御装置、4
0・・・ウエハ、41・・・サセプタ、43・・・赤外
線ランプ、45・・・石英ガラス窓、46・・・温度検
出器、En ・・・n枚目のウエハがプロセスチャンバ内
において処理の際に受けるエネルギ。
[Explanation of Codes] 1 ... Transfer chamber, 2 ... Transfer robot, 3, 4 ... Cassette chamber, 5, 6 ... Process chamber, 30 ... Wafer, 33 ... Cassette lifter, 34 ... Cassette, 37 ... Control device, 4
0 ... wafer, 41 ... susceptor, 43 ... infrared lamp, 45 ... a quartz glass window, 46 ... temperature detectors, E n ... n-th wafer in the process chamber Energy received during processing.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 柏木 伸夫 静岡県沼津市大岡2068の3 株式会社東芝 機械マイテック沼津内 ────────────────────────────────────────────────── ─── Continuing on the front page (72) Inventor Nobuo Kashiwagi 2068-3 Ooka, Numazu-shi, Shizuoka Pref.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 反応室内において加熱雰囲気下でウエハ
に処理を施す枚葉式の半導体処理装置におけるウエハの
処理方法であって、 装置の立ち上げ時あるいは一時停止後の再起動時に、一
枚目のウエハを反応室内へセットし、 反応室内の温度分布が安定した後、当該一枚目のウエハ
の処理を行わずに反応室内から抜き出し、 二枚目以降のウエハについては、順次、反応室内へセッ
トしてその処理を行い、 先に抜き出された当該一枚目のウエハについては、二枚
目以降のウエハの処理の間に順序を割り込ませて処理を
行うことを特徴とするウエハの枚葉式処理方法。
1. A method for processing a wafer in a single-wafer type semiconductor processing apparatus for processing a wafer in a reaction chamber under a heating atmosphere, wherein the first wafer is processed when the apparatus is started up or restarted after a temporary stop. After the temperature distribution inside the reaction chamber has stabilized, the wafers are removed from the reaction chamber without processing the first wafer, and the second and subsequent wafers are sequentially placed in the reaction chamber. The first wafer that is set and processed, and the first wafer that has been extracted earlier is processed by interrupting the sequence between the processing of the second and subsequent wafers. Leaf treatment method.
JP670696A 1996-01-18 1996-01-18 Single wafer processing method Expired - Lifetime JP3469697B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP670696A JP3469697B2 (en) 1996-01-18 1996-01-18 Single wafer processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP670696A JP3469697B2 (en) 1996-01-18 1996-01-18 Single wafer processing method

Publications (2)

Publication Number Publication Date
JPH09199427A true JPH09199427A (en) 1997-07-31
JP3469697B2 JP3469697B2 (en) 2003-11-25

Family

ID=11645757

Family Applications (1)

Application Number Title Priority Date Filing Date
JP670696A Expired - Lifetime JP3469697B2 (en) 1996-01-18 1996-01-18 Single wafer processing method

Country Status (1)

Country Link
JP (1) JP3469697B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002367975A (en) * 2001-06-07 2002-12-20 Nec Corp Thin-film manufacturing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002367975A (en) * 2001-06-07 2002-12-20 Nec Corp Thin-film manufacturing method
JP4703891B2 (en) * 2001-06-07 2011-06-15 ルネサスエレクトロニクス株式会社 Thin film manufacturing method

Also Published As

Publication number Publication date
JP3469697B2 (en) 2003-11-25

Similar Documents

Publication Publication Date Title
US7201851B2 (en) Vacuum processing apparatus and substrate transfer method
US20060228818A1 (en) Edge temperature compensation in thermal processing particularly useful for SOI wafers
JP2001332602A (en) Apparatus and method for controlling wafer environment between thermal cleaning and heat treatment
JP2003045881A (en) Method and device for performing heat treatment of substrates
JPH113861A (en) Method and device for manufacturing semiconductor device
JPH10233370A (en) Heat treatment apparatus for semiconductor substrate
JP3869499B2 (en) Substrate processing method
JPH08213442A (en) Multi-chamber processing device
JPH09199427A (en) Single-wafer processing of wafer
JPH08264618A (en) Semiconductor manufacturing device and method of manufacturing semiconductor device
JPH0796170A (en) Temperature controlling method of heat treating device
JP2773150B2 (en) Semiconductor device manufacturing equipment
JP4703891B2 (en) Thin film manufacturing method
JPH09181060A (en) Thin-film formation device
JP3130630B2 (en) Processing equipment
JP2592682B2 (en) Low temperature etching equipment for semiconductor devices
JP2002198320A (en) Heat treatment apparatus and its method, and method for manufacturing semiconductor device
JP4503713B2 (en) Substrate cooling method for vacuum film formation
JPS622616A (en) Heat treatment method of semiconductor wafer
KR100637978B1 (en) a method of rapid thermal process
JP3089669B2 (en) Method for manufacturing semiconductor device
JPH0823083A (en) Manufacture of solid-state image sensing device
JPH07249672A (en) Board carrying method
JP2001244241A (en) Resist ashing equipment and wafer temperature increasing method
KR100564802B1 (en) Method for fabricating semiconductor device

Legal Events

Date Code Title Description
S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080905

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090905

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090905

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100905

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100905

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110905

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110905

Year of fee payment: 8

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120905

Year of fee payment: 9

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130905

Year of fee payment: 10

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term