JPH0864855A - Semiconductor photodetector and manufacture thereof - Google Patents

Semiconductor photodetector and manufacture thereof

Info

Publication number
JPH0864855A
JPH0864855A JP6201918A JP20191894A JPH0864855A JP H0864855 A JPH0864855 A JP H0864855A JP 6201918 A JP6201918 A JP 6201918A JP 20191894 A JP20191894 A JP 20191894A JP H0864855 A JPH0864855 A JP H0864855A
Authority
JP
Japan
Prior art keywords
light
diffusion region
region
light receiving
window layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP6201918A
Other languages
Japanese (ja)
Other versions
JP3442493B2 (en
Inventor
Ryozo Furukawa
量三 古川
Takanobu Kobayashi
尊信 小林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP20191894A priority Critical patent/JP3442493B2/en
Publication of JPH0864855A publication Critical patent/JPH0864855A/en
Application granted granted Critical
Publication of JP3442493B2 publication Critical patent/JP3442493B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE: To lessen the transmission coefficient of the incident light for a light shielding film laminate by forming on a window layer the light shielding film laminate which includes a light shielding metal film as an intermediate layer. CONSTITUTION: A shielding film laminate 30 is made by depositing a shielding metal film 32 and an Si N insulating film 34. The insulating film 34 is constituted of an upper insulating film 34a and a lower insulating film 34b. The light shielding metal film 32, being put between the upper and the lower insulating film 34a, 34b as an intermediate layer, is so formed as to be included inside the shielding film laminate 30 without being exposed on the surface. Under these conditions, the reflection coefficient and the transmission coefficient of the incident light for the shielding film laminate 30 are about 40-50% and 1% or smaller respectively. Due to this structure, therefore, the transmission coefficient of the incident light for the shielding film laminate 30 can be lessened.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、光通信において光を
高速で光電変換する半導体受光素子に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor light receiving element for photoelectrically converting light at high speed in optical communication.

【0002】[0002]

【従来の技術】従来の半導体受光素子(以下、「フォト
ダイオード」または「素子」とも称する)の一例が、文
献:「光通信素子光学、−発光・受光素子−、pp.3
71−373,pp.347−350,光学図書刊」に
記載されている。この半導体受光素子は、基本的にpn
接合ダイオードにおける光起電力効果を利用してもので
あり、半導体受光素子の拡散領域の直下の光吸収層の空
乏層に、受光面から光を入射させて光電変換を行う。こ
のフォトダイオードの周波数応答特性である周波数帯域
を制限する遮断周波数は、素子のCR時定数およびキャ
リア走行時間によって制限される。このCR時定数は、
素子のpn接合容量、電極容量その他の浮遊容量および
負荷抵抗等によって決まる。これらの容量を減少させて
CR時定数を小さくすることにより、素子の周波数応答
特性を向上させることができる。
2. Description of the Related Art An example of a conventional semiconductor light receiving element (hereinafter, also referred to as "photodiode" or "element") is described in the literature: "Optical communication element optics, -light emitting / light receiving element-", pp. 3
71-373, pp. 347-350, Optical Book ". This semiconductor light receiving element is basically a pn
This is because the photovoltaic effect in the junction diode is utilized, and light is incident on the depletion layer of the light absorption layer directly below the diffusion region of the semiconductor light receiving element from the light receiving surface to perform photoelectric conversion. The cutoff frequency that limits the frequency band, which is the frequency response characteristic of the photodiode, is limited by the CR time constant of the device and the carrier transit time. This CR time constant is
It is determined by the pn junction capacitance of the element, electrode capacitance and other stray capacitance, load resistance and the like. The frequency response characteristics of the device can be improved by reducing these capacitances and reducing the CR time constant.

【0003】[0003]

【発明が解決しようとする課題】ところで、従来の半導
体受光素子では、素子の受光面の周囲の絶縁膜で覆われ
たウインド層にも、光が絶縁膜を透過して入射してしま
う。入射した光は迷光となって光吸収層の空乏層が形成
されていない領域に入射して少数のキャリアを発生させ
ることがある。発生したキャリアは、拡散領域直下の空
乏層に拡散するが、拡散速度が非常に遅いため、素子の
応答速度の劣化が生じてしまうことがあった。
By the way, in the conventional semiconductor light receiving element, light is transmitted through the insulating film and enters the window layer covered with the insulating film around the light receiving surface of the element. The incident light may become stray light and may enter the region of the light absorption layer where the depletion layer is not formed to generate a small number of carriers. The generated carriers diffuse into the depletion layer immediately below the diffusion region, but the diffusion speed is so slow that the response speed of the device may deteriorate.

【0004】このため、従来、受光面の周囲の絶縁膜上
に、光を遮るために遮光金属膜を形成した素子が提案さ
れている。しかし、遮光金属膜を表面に形成すると、遮
光金属膜で反射された反射光が迷光となって、素子を装
備した装置全体に悪影響を与えるおそれがある。一方、
光を遮光するために、ウインド層上に直に遮光金属膜を
形成し、その遮光金属膜上に絶縁膜を形成する構造も考
えられる。しかし、遮光金属膜と拡散領域との短絡を防
ぐため、遮光金属膜と拡散領域端の間に空乏層幅以上の
ギャップを設ける必要がある。その結果、逆バイアス電
圧を印加して生じた空乏層が形成されていない光吸収層
へ光がこのギャップから入射してしまう。このため、光
吸収層での少数キャリアの発生を制御できなず、高速応
答の劣化が生じてしまう。
Therefore, conventionally, there has been proposed an element in which a light-shielding metal film is formed on the insulating film around the light-receiving surface to shield light. However, when the light-shielding metal film is formed on the surface, the reflected light reflected by the light-shielding metal film becomes stray light, which may adversely affect the entire device equipped with the element. on the other hand,
In order to block light, a structure in which a light-shielding metal film is directly formed on the window layer and an insulating film is formed on the light-shielding metal film is also conceivable. However, in order to prevent a short circuit between the light-shielding metal film and the diffusion region, it is necessary to provide a gap larger than the width of the depletion layer between the light-shielding metal film and the end of the diffusion region. As a result, light enters from the gap to the light absorption layer in which the depletion layer formed by applying the reverse bias voltage is not formed. For this reason, the generation of minority carriers in the light absorption layer cannot be controlled, resulting in deterioration of high-speed response.

【0005】そこで、これらの問題を解決するために、
この出願に係る発明者は、特願平5−262806号に
おいて、遮蔽膜積層体を具えた半導体受光素子を提案し
ている。この遮蔽膜積層体では、遮光金属膜の露出する
ことなく内部に含まれるように、絶縁膜と遮光金属膜
(金属膜)とを積層してある。この遮蔽膜積層体によ
り、迷光を防ぎ、その結果、迷光による素子の応答特性
の劣化の抑制を図ることができる。
Therefore, in order to solve these problems,
The inventor of this application proposes a semiconductor light receiving element having a shielding film laminate in Japanese Patent Application No. 5-262806. In this shield film laminated body, the insulating film and the light shielding metal film (metal film) are laminated so that the light shielding metal film is contained inside without being exposed. Stray light can be prevented by this shielding film laminate, and as a result, deterioration of response characteristics of the element due to stray light can be suppressed.

【0006】しかしながら、この遮蔽膜積層体において
は、遮光金属膜を表面に露出させることなく設けてあ
り、かつ、拡散領域との短絡を防ぐためにウインド層か
ら電気的に絶縁して設けてある。このため、遮光金属膜
と素子との間で浮遊容量が発生する。浮遊容量が発生す
ると、素子全体の素子容量が増加することになる。素子
容量の増加は素子の応答速度の劣化を招く。
However, in this shielding film laminated body, the light shielding metal film is provided without being exposed on the surface, and is electrically insulated from the window layer in order to prevent a short circuit with the diffusion region. Therefore, stray capacitance is generated between the light shielding metal film and the element. When stray capacitance occurs, the element capacitance of the entire element increases. An increase in element capacitance causes deterioration in element response speed.

【0007】そこで、さらに、この出願に係る発明者
は、特願平6−144162号公報において、この遮光
金属膜をウインド層とオーミック電極を介して電気的に
接続した半導体受光素子を提案している。
Therefore, the inventor of the present application further proposes, in Japanese Patent Application No. 6-144162, a semiconductor light receiving element in which this light shielding metal film is electrically connected to a window layer via an ohmic electrode. There is.

【0008】しかしながら、オーミック電極を介して
も、遮光金属膜とウインド層との間に僅かに浮遊容量が
発生してしまう。一方、素子の応答速度はより向上させ
ることが要請されているため、浮遊容量はできるだけ抑
制することが望ましい。
However, even through the ohmic electrode, a slight stray capacitance is generated between the light shielding metal film and the window layer. On the other hand, since the response speed of the device is required to be further improved, it is desirable to suppress the stray capacitance as much as possible.

【0009】また、半導体受光素子の製造にあたって
は、工程が複雑とならないことが望ましい。
Further, in manufacturing the semiconductor light receiving element, it is desirable that the steps are not complicated.

【0010】このため、浮遊容量を低下させて素子の応
答速度をより向上させた半導体受光素子の実現が望まれ
ていた。
Therefore, it has been desired to realize a semiconductor light receiving element in which the stray capacitance is reduced and the response speed of the element is further improved.

【0011】[0011]

【課題を解決するための手段】この出願に係る第1の発
明の半導体受光素子によれば、第1導電型の基板の第1
主表面に、第1導電型の光吸収層および第1導電型のウ
インド層が順次に形成されており、ウインド層の一部領
域に、ウインド層と光吸収層との境界に達する第2導電
型の受光拡散領域を具え、この受光拡散領域の周囲のウ
インド層上に遮蔽膜積層体を具え、この受光拡散領域と
電気的に接続した第1主電極を具え、基板の第2主表面
に第2主電極を具えてなる半導体受光素子において、ウ
インド層の一部領域であって、受光拡散領域の周囲に形
成される空乏層の幅よりも当該受光拡散領域から離れた
領域に、当該受光拡散領域と同一材料からなる周辺拡散
領域を具え、遮蔽膜積層体は、遮光金属膜と絶縁膜とを
積層して構成されており、該遮光金属膜は、遮蔽膜積層
体の内部に含まれ、かつ、周辺拡散領域とオーミック電
極を介して電気的に接続してなることを特徴とする。
According to the semiconductor light receiving element of the first invention of this application, the first substrate of the first conductivity type is provided.
A first-conductivity-type light absorption layer and a first-conductivity-type window layer are sequentially formed on the main surface, and the second-conductivity that reaches a boundary between the window layer and the light-absorption layer in a partial region of the window layer. A light receiving / diffusing region of a mold, a shield film laminate on a window layer around the light receiving / diffusing region, a first main electrode electrically connected to the light receiving / diffusing region, and a second main surface of the substrate. In a semiconductor light receiving element including a second main electrode, the light receiving region is a partial region of the window layer and is separated from the light receiving diffusion region with respect to a width of a depletion layer formed around the light receiving diffusion region. The shielding film laminate includes a peripheral diffusion region made of the same material as the diffusion region, and the shielding film laminate is formed by laminating a light shielding metal film and an insulating film, and the light shielding metal film is included in the inside of the shielding film laminate. , And electrically via the peripheral diffusion region and ohmic electrode And characterized by being connected.

【0012】また、この出願に係る第2の発明の半導体
受光素子の製造方法によれば、第1導電型の基板の第1
主表面上に、第1導電型の光吸収層および第1導電型の
ウインド層を順次に積層して形成する工程と、ウインド
層の一部領域にウインド層と光吸収層との境界に達する
深さの第2導電型の受光拡散領域を形成するのと同時
に、この受光拡散領域から離間したウインド層の一部領
域に周辺拡散領域を形成する工程と、受光拡散領域の一
部領域上に第1主電極を形成するのと同時に、周辺拡散
領域の少なくとも一部領域に、この第1主電極と同一材
料からなるオーミック電極を形成する工程と、受光拡散
領域上の周囲の領域であってオーミック電極の非形成領
域に、遮蔽膜積層体を構成する下側絶縁膜を形成する工
程と、オーミック電極および下側絶縁膜の一部分上に、
遮蔽膜積層体を構成する遮光金属膜を形成する工程と、
受光拡散領域上の周囲の領域であって、少なくとも遮光
金属膜を含む領域に、遮蔽膜積層体を構成する上側絶縁
膜を形成する工程とを含むことを特徴とする。
Further, according to the method of manufacturing the semiconductor light receiving element of the second invention of the present application, the first conductivity type substrate
A step of sequentially laminating a first conductive type light absorbing layer and a first conductive type window layer on the main surface, and reaching a boundary between the window layer and the light absorbing layer in a partial region of the window layer. A step of forming a peripheral diffusion region in a partial region of the window layer separated from the light receiving diffusion region at the same time as forming the second conductivity type light receiving diffusion region of depth, and a step of forming the peripheral diffusion region in the partial region of the light receiving diffusion region. Forming an ohmic electrode made of the same material as the first main electrode in at least a part of the peripheral diffusion region at the same time as forming the first main electrode; In a region where the ohmic electrode is not formed, a step of forming a lower insulating film forming the shielding film laminate, and on a part of the ohmic electrode and the lower insulating film,
A step of forming a light-shielding metal film that constitutes the shield film laminate,
And a step of forming an upper insulating film forming a shielding film laminated body in a peripheral region on the light receiving diffusion region and including at least the light shielding metal film.

【0013】[0013]

【作用】この発明の半導体受光素子によれば、ウインド
層上に、遮光金属膜を中間層として含む遮光膜積層体を
具えているので、この遮光膜積層体に入射する光の透過
率を小さくすることができる。その結果、迷光による素
子の応答特性の劣化を抑制することができる。さらに、
この発明の素子では、遮光金属膜をオーミック電極を介
してウインド層と電気的に接合していため、遮光金属膜
と素子との間に浮遊容量が生じない。その結果、素子容
量の増加を抑制することができるので、素子の応答速度
の向上を図ることができる。
According to the semiconductor light receiving element of the present invention, since the light-shielding film laminated body including the light-shielding metal film as the intermediate layer is provided on the window layer, the transmittance of light incident on the light-shielding film laminated body is reduced. can do. As a result, the deterioration of the response characteristics of the element due to stray light can be suppressed. further,
In the device of the present invention, since the light-shielding metal film is electrically joined to the window layer via the ohmic electrode, no stray capacitance is generated between the light-shielding metal film and the device. As a result, an increase in element capacitance can be suppressed, so that the response speed of the element can be improved.

【0014】ところで、遮光金属膜とウインド層とを直
に接合すると、遮光金属膜はショトッキー電極となる。
このため、この接合部にショトッキーバリアが形成され
て接合容量が生じてしまう。接合容量により素子容量が
増加すると素子の応答特性が劣化してしまう。そこで、
この発明では、オーミック電極を介して遮光金属膜とウ
インド層とを電気的に接続することにより接合容量の発
生を低下させることができる。
By the way, when the light shielding metal film and the window layer are directly joined, the light shielding metal film becomes a Schottky electrode.
For this reason, a Schottky barrier is formed at this junction and junction capacitance is generated. If the element capacitance increases due to the junction capacitance, the response characteristics of the element deteriorate. Therefore,
In this invention, the generation of the junction capacitance can be reduced by electrically connecting the light shielding metal film and the window layer via the ohmic electrode.

【0015】さらに、この発明の半導体受光素子によれ
ば、ウインド層中に周辺拡散領域を設け、この周辺拡散
領域にオーミック電極を設けることにより、遮光金属膜
と周辺拡散領域とオーミック電極を介して電気的に接続
している。このため、接合容量による浮遊容量の発生を
より抑制することができる。その結果、素子容量の発生
をより抑制することにより、素子の応答速度の向上を図
ることができる。
Further, according to the semiconductor light receiving element of the present invention, by providing the peripheral diffusion region in the window layer and providing the ohmic electrode in the peripheral diffusion region, the light shielding metal film, the peripheral diffusion region and the ohmic electrode are interposed. It is electrically connected. Therefore, it is possible to further suppress the generation of stray capacitance due to the junction capacitance. As a result, it is possible to improve the response speed of the element by further suppressing the generation of the element capacitance.

【0016】また、周辺拡散領域およびオーミック電極
は、空乏層の幅よりも拡散領域から離れた位置に設けて
あるので、受光拡散領域との短絡が生じるおそれはな
い。また、オーミック電極が空乏層の幅よりも受光拡散
領域から離れていても、遮光金属膜があるために、ギャ
ップから光が入射して応答特性の劣化が生じるおそれも
ない。
Further, since the peripheral diffusion region and the ohmic electrode are provided at a position farther from the diffusion region than the width of the depletion layer, there is no possibility of short circuit with the light receiving diffusion region. Further, even if the ohmic electrode is farther from the light receiving diffusion region than the width of the depletion layer, there is no possibility that light will enter through the gap and the response characteristics will be deteriorated because of the light shielding metal film.

【0017】また、この発明の半導体受光素子の製造方
法によれば、周辺拡散領域を受光拡散領域と同時に形成
する。また、受光拡散上の第1主電極を形成するのと同
時に周辺拡散領域上のオーミック電極を形成する。この
ため、従来の従来の製造方法に比べて工程数を増やすこ
となく、浮遊容量を抑制して応答速度の向上した半導体
受光素子を容易に製造することができる。
Further, according to the method of manufacturing a semiconductor light receiving element of the present invention, the peripheral diffusion region is formed simultaneously with the light receiving diffusion region. Further, at the same time as forming the first main electrode on the light receiving diffusion, the ohmic electrode on the peripheral diffusion region is formed. For this reason, it is possible to easily manufacture the semiconductor light receiving element in which the stray capacitance is suppressed and the response speed is improved without increasing the number of steps as compared with the conventional manufacturing method of the related art.

【0018】[0018]

【実施例】以下、図面を参照して、この発明の半導体受
光素子の構造の一例について説明する。尚、図面は、こ
の発明が理解できる程度に概略的に示してあるに過ぎな
い。従って、この発明は、図示例にのみ限定されるもの
で無いことは明らかである。尚、図では断面を表すハッ
チングを一部省略して示してある。
DESCRIPTION OF THE PREFERRED EMBODIMENTS An example of the structure of the semiconductor light receiving element of the present invention will be described below with reference to the drawings. It should be noted that the drawings are only schematically shown so that the present invention can be understood. Therefore, it is obvious that the present invention is not limited to the illustrated examples. In the drawing, hatching showing a cross section is partially omitted.

【0019】<第1実施例>図1は、この発明の半導体
受光素子の実施例の説明に関する図である。図は、ウイ
ンド層を具えたプレーナ型フォトダイオードの要部断面
の斜視図である。図1では遮蔽積層体の詳しい構造を省
略して示してある。
<First Embodiment> FIG. 1 is a diagram for explaining an embodiment of a semiconductor light receiving element of the present invention. The figure is a perspective view of a cross-section of a main part of a planar photodiode having a window layer. In FIG. 1, the detailed structure of the shield laminate is omitted.

【0020】この実施例の半導体受光素子では、第1導
電型の基板としてのn+ −InP基板10の第1主表面
10a上に、厚さ1.5〜2.0μmのn- −InPの
バッファ層12、厚さ1.5〜2.2μmのn- −In
GaAsの光吸収層14および厚さ1.5μmのn-
InPのウインド層16を順次に通常の結晶成長法によ
って積層してある。このウインド層16の一部領域に
は、このウインド層16と光吸収層14との界面に達す
る第2導電型の受光拡散領域としてのp+ 受光拡散領域
を具えている。このp+ 受光拡散領域18は、ウインド
層に亜鉛(Zn)またはカドミウム(Cd)を選択的に
拡散させて形成している。
In the semiconductor light receiving element of this embodiment, an n -- InP layer having a thickness of 1.5 to 2.0 .mu.m is formed on the first main surface 10a of the n.sup. + -InP substrate 10 as the first conductivity type substrate. Buffer layer 12, n --In having a thickness of 1.5 to 2.2 μm
The GaAs light absorption layer 14 and a thickness of 1.5 μm n
InP window layers 16 are sequentially laminated by a normal crystal growth method. A partial region of the window layer 16 is provided with a p + light receiving diffusion region as a light receiving diffusion region of the second conductivity type which reaches the interface between the window layer 16 and the light absorbing layer 14. The p + light receiving diffusion region 18 is formed by selectively diffusing zinc (Zn) or cadmium (Cd) in the window layer.

【0021】このp+ 受光拡散領域18上の一部領域
は、平面パターンで見て円形状に反射防止膜20が形成
され、受光面22となっている。また、p+ 受光拡散領
域18上の非受光面の領域には第1主電極としてのp側
電極26が形成されている。一方、基板10の第2主表
面10bにはn側電極28が形成されている。
A partial area on the p + light receiving diffusion area 18 is a light receiving surface 22 on which an antireflection film 20 is formed in a circular shape when seen in a plane pattern. Further, a p-side electrode 26 as a first main electrode is formed in a region of the non-light receiving surface on the p + light receiving diffusion region 18. On the other hand, the n-side electrode 28 is formed on the second main surface 10b of the substrate 10.

【0022】そして、この発明の半導体受光素子では、
ウインド層の一部領域であって、受光拡散領域18の周
囲に形成される空乏層(図示せず)の幅よりも当該受光
拡散領域18から離れた領域に、当該受光拡散領域18
と同一材料からなる周辺拡散領域38を具えている。
In the semiconductor light receiving element of the present invention,
The light receiving diffusion region 18 is located in a part of the window layer, which is farther from the light receiving diffusion region 18 than the width of a depletion layer (not shown) formed around the light receiving diffusion region 18.
And a peripheral diffusion region 38 made of the same material as the above.

【0023】また、p+ 受光拡散領域18の周囲のウイ
ンド層16上には遮蔽膜積層体30を設けてある。
A shielding film laminate 30 is provided on the window layer 16 around the p + light receiving diffusion region 18.

【0024】次に、この遮蔽膜積層体30について説明
する。図2は、図1に示した半導体受光素子の要部(遮
蔽膜積層体30付近)を拡大して示した断面図である。
Next, the shielding film laminate 30 will be described. FIG. 2 is an enlarged cross-sectional view of the main part (near the shielding film laminate 30) of the semiconductor light receiving element shown in FIG.

【0025】この遮蔽膜積層体30は、チタン(Ti)
の遮光金属膜32とSi34 膜の絶縁膜34とを積層
して構成されている。この絶縁膜34は、上側絶縁膜3
4aと下側絶縁膜34bとを以って構成されている。ま
た、この遮光金属膜32は、中間層として、上側絶縁膜
34aと下側側絶縁膜34bとに挟まれており、表面に
露出することなく遮蔽膜積層体30の内部に含まれてい
る。
The shielding film laminate 30 is made of titanium (Ti).
The light-shielding metal film 32 and the insulating film 34 of Si 3 N 4 are laminated. This insulating film 34 is the upper insulating film 3
4a and the lower insulating film 34b. The light-shielding metal film 32 is sandwiched between the upper insulating film 34a and the lower insulating film 34b as an intermediate layer, and is contained inside the shielding film laminated body 30 without being exposed on the surface.

【0026】さらに、この遮光金属膜32は、ウインド
層16に設けられた周辺拡散領域38とオーミック電極
36を介して電気的に接続(コンタクト)している。
Further, the light shielding metal film 32 is electrically connected (contacted) with the peripheral diffusion region 38 provided in the window layer 16 via the ohmic electrode 36.

【0027】このオーミック電極36は、p+ 受光拡散
領域18から、このp+ 受光拡散領域18の周囲に形成
される空乏層(図示せず)の幅よりも離れた位置で周辺
拡散領域38と電気的に接続している。
[0027] The ohmic electrode 36, the p + light diffusion area 18, a peripheral diffused region 38 at a position apart than the width of the depletion layer formed around the p + light diffusion region 18 (not shown) It is electrically connected.

【0028】この実施例の遮蔽膜積層体30で得られ
る、入射光に対する反射率および透過率は、それぞれ約
40〜50%および1%以下である。このため、p側電
極26およびn側電極28間に逆バイアス電圧を印加し
て生じた空乏層が形成されていない光吸収層14へ迷光
が入射することを抑制することができる。その結果、迷
光による少数キャリアの発生を抑制することができる。
このため、少数キャリアによる高速応答時の波形の遅れ
が生じないので、素子の高速応答が可能となり、従来の
遮光金属膜を絶縁膜の表面に設けた素子よりも周波数応
答特性を改善することができる。
The reflectance and the transmittance with respect to the incident light obtained by the shielding film laminate 30 of this embodiment are about 40 to 50% and 1% or less, respectively. Therefore, it is possible to prevent stray light from entering the light absorption layer 14 in which the depletion layer is not formed, which is generated by applying the reverse bias voltage between the p-side electrode 26 and the n-side electrode 28. As a result, generation of minority carriers due to stray light can be suppressed.
Therefore, the delay of the waveform at the time of high-speed response due to the minority carriers does not occur, and the high-speed response of the element becomes possible, and the frequency response characteristic can be improved as compared with the conventional element in which the light shielding metal film is provided on the surface of the insulating film. it can.

【0029】また、この遮蔽膜積層体30においては、
遮光金属膜32がオーミック電極36を介してウインド
層16とコンタクトされているので、遮光金属膜32と
受光素子との間に浮遊容量が形成されない。このため、
素子容量が浮遊容量によって増加しないので、応答速度
の劣化が生じない。
Further, in this shielding film laminated body 30,
Since the light shielding metal film 32 is in contact with the window layer 16 via the ohmic electrode 36, no stray capacitance is formed between the light shielding metal film 32 and the light receiving element. For this reason,
Since the element capacitance does not increase due to the stray capacitance, the response speed does not deteriorate.

【0030】尚、この発明の半導体受光素子において
は、絶縁膜の厚さ(例えば、遮光金属膜上の絶縁膜の厚
さと、遮光金属膜とウインド層との間の絶縁膜の厚さ
と)を、それぞれλ/(4n)(但し、λは入射光の波
長、n絶縁膜の屈折率を表す)とすれば、遮蔽膜積層体
の光の透過率をより小さくすることができる。
In the semiconductor light receiving element of the present invention, the thickness of the insulating film (for example, the thickness of the insulating film on the light shielding metal film and the thickness of the insulating film between the light shielding metal film and the window layer) is set. , Λ / (4n) (where λ represents the wavelength of incident light and the refractive index of the n insulating film), the light transmittance of the shielding film laminate can be further reduced.

【0031】また、絶縁膜として、Si34 膜を用
い、遮光金属膜としてチタン(Ti)またはモリブデン
(Mo)を用いれば、遮光金属膜とSi34 膜との密
着性が良好なので、遮光金属膜が剥離するおそれを少な
くすることができる。
If a Si 3 N 4 film is used as the insulating film and titanium (Ti) or molybdenum (Mo) is used as the light shielding metal film, the adhesion between the light shielding metal film and the Si 3 N 4 film is good. It is possible to reduce the risk that the light-shielding metal film will peel off.

【0032】また、遮光金属膜の膜厚は、500〜10
00Å(50〜100nm)とすることが望ましい。こ
れは、膜厚が500Å以上ならば、光の透過率を十分低
くすることができ、かつ、膜厚が1000Å以下なら
ば、遮光金属膜が剥離するおそれが少ないからである。
The thickness of the light-shielding metal film is 500 to 10
It is desirable to set it to 00Å (50 to 100 nm). This is because if the film thickness is 500 Å or more, the light transmittance can be sufficiently lowered, and if the film thickness is 1000 Å or less, the light-shielding metal film is less likely to peel off.

【0033】また、周辺拡散領域38を設けた結果、p
型の周辺拡散領域と、n型のバッファ層あるいは基板と
の間にp−n接合が生じることが考えられる。しかし、
素子の製造の際に、ダイシングの工程でこのp−n接合
は破壊される。このため、このp−n接合に起因する浮
遊容量の発生は防止することができる。従って、周辺拡
散領域38を設けても素子の容量は増加せず、周波数応
答特性の優れた帯域幅の広い半導体受光素子を得ること
ができる。
Further, as a result of providing the peripheral diffusion region 38, p
It is conceivable that a pn junction is formed between the peripheral diffusion region of the n-type and the n-type buffer layer or the substrate. But,
During manufacturing of the device, the pn junction is destroyed in the dicing process. Therefore, it is possible to prevent the generation of the stray capacitance due to the pn junction. Therefore, even if the peripheral diffusion region 38 is provided, the capacitance of the element does not increase, and it is possible to obtain a semiconductor light receiving element having an excellent frequency response characteristic and a wide bandwidth.

【0034】<第2実施例>次に、第2の発明の半導体
受光素子の製造方法の実施例について説明する。図3の
(A)〜(C)および図4の(A)〜(C)は、第2実
施例の説明に供する工程図である。尚、図3および図4
では、素子の要部を拡大して示す。
<Second Embodiment> Next, an embodiment of a method for manufacturing a semiconductor light receiving element of the second invention will be described. FIGS. 3A to 3C and FIGS. 4A to 4C are process drawings used to describe the second embodiment. 3 and 4
Then, the principal part of the element is shown enlarged.

【0035】この実施例では、先ず、第1導電型の基板
としてのn+ −InP基板10の第1主表面10a上
に、厚さ1.5〜2.0μmのn- −InPのバッファ
層12、厚さ1.5〜2.2μmのn- −InGaAs
の光吸収層14および厚さ1.5μmのn- −InPの
ウインド層16を順次に通常の結晶成長法によって積層
しする(図3の(A))。
In this embodiment, first, an n -InP buffer layer having a thickness of 1.5 to 2.0 μm is formed on the first main surface 10a of the n + -InP substrate 10 as the first conductivity type substrate. 12, n -- InGaAs having a thickness of 1.5 to 2.2 μm
The light absorption layer 14 and the n -InP window layer 16 having a thickness of 1.5 μm are sequentially laminated by a normal crystal growth method ((A) of FIG. 3).

【0036】次に、このウインド層16の一部領域に、
このウインド層16と光吸収層14との界面に達する第
2導電型の受光拡散領域としてのp+ 受光拡散領域18
を形成すると同時に、受光領域から離間したウインド層
16の一部領域に周辺拡散領域38を形成する。このp
+ 受光拡散領域18および周辺拡散領域38は、ウイン
ド層16に亜鉛(Zn)またはカドミウム(Cd)を選
択的に拡散させて形成する(図3の(B))。
Next, in a partial region of the window layer 16,
The p + light receiving diffusion region 18 as the second conductivity type light receiving diffusion region reaching the interface between the window layer 16 and the light absorbing layer 14.
At the same time, the peripheral diffusion region 38 is formed in a partial region of the window layer 16 separated from the light receiving region. This p
The + light receiving diffusion region 18 and the peripheral diffusion region 38 are formed by selectively diffusing zinc (Zn) or cadmium (Cd) in the window layer 16 ((B) of FIG. 3).

【0037】次に、p+ 受光拡散領域18上の非受光面
の領域には第1主電極としてのp側電極26を形成する
のと同時に、周辺拡散領域38の少なくとも一部領域
に、このp側電極26と同一材料からなるオーミック電
極36を形成する。また、基板10の第2主表面10b
にはn側電極(図示せず)を形成する(図3の
(C))。
Next, at the same time as forming the p-side electrode 26 as the first main electrode in the non-light-receiving surface area on the p + light-receiving diffusion area 18, at least a part of the peripheral diffusion area 38 is formed. An ohmic electrode 36 made of the same material as the p-side electrode 26 is formed. In addition, the second main surface 10b of the substrate 10
Then, an n-side electrode (not shown) is formed (FIG. 3C).

【0038】次に、p+ 受光拡散領域18上の一部領域
に、平面パターンで見て円形状に反射防止膜20を形成
し、受光面22とする。
Next, a circular antireflection film 20 is formed in a partial area on the p + light receiving diffusion area 18 as seen in a plane pattern to form a light receiving surface 22.

【0039】次に、遮蔽膜積層体30の形成について説
明する。
Next, the formation of the shielding film laminate 30 will be described.

【0040】遮蔽膜積層体30の形成にあたっては、先
ず、受光拡散領域18上の周囲の領域であってオーミッ
ク電極36の非形成領域に、遮蔽膜積層体30を構成す
るSi34 膜の下側絶縁膜34bを形成する(図4の
(A))。
In forming the shield film laminate 30, first, the Si 3 N 4 film forming the shield film laminate 30 is formed in the peripheral region on the light receiving diffusion region 18 where the ohmic electrode 36 is not formed. The lower insulating film 34b is formed ((A) of FIG. 4).

【0041】次に、オーミック電極36および下側絶縁
膜34bの一部分上に、遮蔽膜積層体30を構成するチ
タン(Ti)の遮光金属膜32を形成する(図4の
(B))。
Next, a light shielding metal film 32 of titanium (Ti) forming the shielding film stack 30 is formed on a part of the ohmic electrode 36 and the lower insulating film 34b ((B) of FIG. 4).

【0042】次に、p+ 受光拡散領域18上の周囲の領
域であって、少なくとも遮光金属膜32を含む領域に、
遮蔽膜積層体30を構成するSi34 膜の上側絶縁膜
34aを形成する(図4の(C))。
Next, in the peripheral region on the p + light receiving diffusion region 18 and including at least the light shielding metal film 32,
The upper insulating film 34a of the Si 3 N 4 film forming the shielding film stack 30 is formed ((C) of FIG. 4).

【0043】その結果、遮光金属膜32は、中間層とし
て、絶縁膜34の上側絶縁膜34aと下側側絶縁膜34
bとに挟まれ、表面に露出することなく遮蔽膜積層体3
0の内部に含まれることになる。また、この遮光金属膜
32は、ウインド層16に設けられた周辺拡散領域38
とオーミック電極36を介して電気的に接続(コンタク
ト)することなる。
As a result, the light-shielding metal film 32 serves as an intermediate layer, which is the upper insulating film 34a and the lower insulating film 34 of the insulating film 34.
and the shielding film laminated body 3 without being exposed on the surface.
It will be included inside 0. In addition, the light shielding metal film 32 is provided in the peripheral diffusion region 38 provided in the window layer 16.
And is electrically connected (contacted) via the ohmic electrode 36.

【0044】上述した各実施例では、これらの発明を特
定の材料を用い、特定の条件で構成した例について説明
したが、この発明は多くの変更および変形を行うことが
できる。例えば、上述した各実施例では、遮光金属膜と
して、チタン(Ti)を用いたが、この発明では、例え
ばタングステン(W)またはモリブデン(Mo)を用い
ても良い。また、上述した実施例では、絶縁膜としてS
34 膜を用いたが、この発明では、例えばAl2
3 膜を用いても良い。また、上述した実施例では、第1
導電型をn型、第2導電型をp型としたが、この発明で
は、第1導電型をp型、第2導電型をn型としても良
い。
In each of the above-described embodiments, the invention is described as an example in which a specific material is used and is configured under specific conditions, but the present invention can be modified and modified in many ways. For example, although titanium (Ti) is used as the light shielding metal film in each of the above-described embodiments, for example, tungsten (W) or molybdenum (Mo) may be used in the present invention. Further, in the above-described embodiment, S is used as the insulating film.
Although an i 3 N 4 film is used, in the present invention, for example, Al 2 O is used.
You may use 3 membranes. Further, in the above-described embodiment, the first
Although the conductivity type is n-type and the second conductivity type is p-type, in the present invention, the first conductivity type may be p-type and the second conductivity type may be n-type.

【0045】[0045]

【発明の効果】この発明の半導体受光素子によれば、ウ
インド層上に、遮光金属膜を中間層として含む遮光膜積
層体を具えているので、この遮光膜積層体に入射する光
の透過率を小さくすることができる。その結果、迷光に
よる素子の応答特性の劣化を抑制することができる。
According to the semiconductor light receiving element of the present invention, since the light-shielding film laminate including the light-shielding metal film as an intermediate layer is provided on the window layer, the transmittance of light incident on the light-shielding film laminate is provided. Can be made smaller. As a result, the deterioration of the response characteristics of the element due to stray light can be suppressed.

【0046】さらに、この発明の半導体受光素子によれ
ば、ウインド層中に周辺拡散領域を設け、この周辺拡散
領域にオーミック電極を設けることにより、遮光金属膜
と周辺拡散領域とオーミック電極を介して電気的に接続
している。このため、接合容量による浮遊容量の発生を
より抑制することができる。その結果、素子容量の発生
をより抑制することにより、素子の応答速度の向上を図
ることができる。
Further, according to the semiconductor light receiving element of the present invention, by providing the peripheral diffusion region in the window layer and providing the ohmic electrode in the peripheral diffusion region, the light shielding metal film, the peripheral diffusion region and the ohmic electrode are interposed. It is electrically connected. Therefore, it is possible to further suppress the generation of stray capacitance due to the junction capacitance. As a result, it is possible to improve the response speed of the element by further suppressing the generation of the element capacitance.

【0047】また、周辺拡散領域およびオーミック電極
は、空乏層の幅よりも拡散領域から離れた位置に設けて
あるので、受光拡散領域との短絡が生じるおそれはな
い。また、オーミック電極が空乏層の幅よりも受光拡散
領域から離れていても、遮光金属膜があるために、ギャ
ップから光が入射して応答特性の劣化が生じるおそれも
ない。
Further, since the peripheral diffusion region and the ohmic electrode are provided at a position farther from the diffusion region than the width of the depletion layer, there is no possibility of short circuit with the light receiving diffusion region. Further, even if the ohmic electrode is farther from the light receiving diffusion region than the width of the depletion layer, there is no possibility that light will enter through the gap and the response characteristics will be deteriorated because of the light shielding metal film.

【0048】また、この発明の半導体受光素子の製造方
法によれば、周辺拡散領域を受光拡散領域と同時に形成
する。また、受光拡散上の第1主電極を形成するのと同
時に周辺拡散領域上のオーミック電極を形成する。この
ため、従来の従来の製造方法に比べて工程数を増やすこ
となく、浮遊容量を抑制して応答速度の向上した半導体
受光素子を容易に製造することができる。
Further, according to the method of manufacturing the semiconductor light receiving element of the present invention, the peripheral diffusion region is formed simultaneously with the light receiving diffusion region. Further, at the same time as forming the first main electrode on the light receiving diffusion, the ohmic electrode on the peripheral diffusion region is formed. For this reason, it is possible to easily manufacture the semiconductor light receiving element in which the stray capacitance is suppressed and the response speed is improved without increasing the number of steps as compared with the conventional manufacturing method of the related art.

【0049】また、この発明の半導体受光素子は、光通
信、特に1μm帯波長領域の光を高速で光電変換するの
に用いて好適である。
Further, the semiconductor light receiving element of the present invention is suitable for optical communication, particularly for high-speed photoelectric conversion of light in the wavelength range of 1 μm band.

【図面の簡単な説明】[Brief description of drawings]

【図1】この発明の半導体受光素子の実施例の説明に供
する要部断面斜視図である。
FIG. 1 is a perspective cross-sectional view of a main part for explaining an embodiment of a semiconductor light receiving element of the present invention.

【図2】図1の要部を拡大して示した断面図である。FIG. 2 is a cross-sectional view showing an enlarged main part of FIG.

【図3】(A)〜(C)は、この発明の半導体受光素子
の製造方法の実施例の説明に供する前半の工程図であ
る。
3 (A) to 3 (C) are process diagrams of the first half used to describe an embodiment of a method for manufacturing a semiconductor light receiving element of the present invention.

【図4】(A)〜(C)は、図3の(C)に続く、後半
の工程図である。
FIG. 4A to FIG. 4C are process diagrams of the latter half of FIG.

【符号の説明】[Explanation of symbols]

10:基板 12:バッファ層 14:光吸収層 16:ウインド層 18:p+ 受光拡散領域 20:反射防止膜 22:受光面 26:p側電極 28:n側電極 30:遮蔽膜積層体 32:遮光金属膜 34:絶縁膜 34a:上側絶縁膜 34b:下側絶縁膜 36:オーミック電極 38:周辺拡散領域10: substrate 12: buffer layer 14: light absorption layer 16: window layer 18: p + light receiving diffusion region 20: antireflection film 22: light receiving surface 26: p-side electrode 28: n-side electrode 30: shielding film laminate 32: Light-shielding metal film 34: insulating film 34a: upper insulating film 34b: lower insulating film 36: ohmic electrode 38: peripheral diffusion region

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 第1導電型の基板の第1主表面上に、第
1導電型の光吸収層および第1導電型のウインド層が順
次に積層されており、前記ウインド層の一部領域に、前
記ウインド層と前記光吸収層との境界に達する深さの第
2導電型の受光拡散領域を具え、該受光拡散領域の周囲
の前記ウインド層上に遮蔽膜積層体を具え、該受光拡散
領域と電気的に接続した第1主電極を具え、前記基板の
第2主表面に第2主電極を具えてなる半導体受光素子に
おいて、 前記ウインド層の一部領域であって、前記受光拡散領域
の周囲に形成される空乏層の幅よりも当該受光拡散領域
から離れた領域に、当該受光拡散領域と同一材料からな
る周辺拡散領域を具え、 前記遮蔽膜積層体は、遮光金属膜と絶縁膜とを積層して
構成されており、 該遮光金属膜は、前記遮蔽膜積層体の内部に含まれ、か
つ、前記周辺拡散領域とオーミック電極を介して電気的
に接続してなることを特徴とする半導体受光素子。
1. A light-absorbing layer of the first conductivity type and a window layer of the first conductivity type are sequentially laminated on a first main surface of a substrate of the first conductivity type, and a partial region of the window layer. A light-receiving diffusion region of the second conductivity type having a depth reaching the boundary between the window layer and the light-absorbing layer, and a shielding film laminated body on the window layer around the light-receiving diffusion region. A semiconductor light-receiving element comprising a first main electrode electrically connected to a diffusion region and comprising a second main electrode on a second main surface of the substrate, wherein the light-receiving diffusion is a partial region of the window layer. A peripheral diffusion region made of the same material as the light receiving diffusion region is provided in a region farther from the light receiving diffusion region than the width of the depletion layer formed around the region, and the shielding film laminate is insulated from the light shielding metal film. And a light-shielding metal film, A semiconductor light receiving element, which is included in the shielding film laminate and is electrically connected to the peripheral diffusion region via an ohmic electrode.
【請求項2】 第1導電型の基板の第1主表面上に、第
1導電型の光吸収層および第1導電型のウインド層を順
次に積層して形成する工程と、 前記ウインド層の一部領域に前記ウインド層と前記光吸
収層との境界に達する深さの第2導電型の受光拡散領域
を形成するのと同時に、該受光拡散領域から離間した前
記ウインド層の一部領域に周辺拡散領域を形成する工程
と、 前記受光拡散領域の一部領域上に第1主電極を形成する
のと同時に、前記周辺拡散領域の少なくとも一部領域
に、該第1主電極と同一材料からなるオーミック電極を
形成する工程と、 前記受光拡散領域上の周囲の領域であって前記オーミッ
ク電極の非形成領域に、遮蔽膜積層体を構成する下側絶
縁膜を形成する工程と、 前記オーミック電極および前記下側絶縁膜の一部分上
に、遮蔽膜積層体を構成する遮光金属膜を形成する工程
と、 前記受光拡散領域上の周囲の領域であって、少なくとも
前記遮光金属膜を含む領域に、遮蔽膜積層体を構成する
上側絶縁膜を形成する工程とを含むことを特徴とする半
導体受光素子の製造方法。
2. A step of sequentially laminating a first-conductivity-type light absorption layer and a first-conductivity-type window layer on a first main surface of a first-conductivity-type substrate, and forming the window layer. At the same time as forming a light receiving diffusion region of the second conductivity type having a depth reaching the boundary between the window layer and the light absorbing layer in a partial region, at the same time, in a partial region of the window layer separated from the light receiving diffusion region. Forming a peripheral diffusion region; and forming a first main electrode on a partial region of the light receiving diffusion region, and at the same time, forming at least a partial region of the peripheral diffusion region from the same material as the first main electrode. A step of forming a lower insulating film that constitutes a shielding film laminate in a peripheral region on the light receiving diffusion region in which the ohmic electrode is not formed, and the ohmic electrode And a part of the lower insulating film And a step of forming a light-shielding metal film that constitutes the shielding film laminate, and an upper insulating layer that constitutes the shielding film laminate in a peripheral region on the light receiving diffusion region, the region including at least the light-shielding metal film. And a step of forming a film.
JP20191894A 1994-08-26 1994-08-26 Semiconductor light receiving element and method of manufacturing the same Expired - Lifetime JP3442493B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP20191894A JP3442493B2 (en) 1994-08-26 1994-08-26 Semiconductor light receiving element and method of manufacturing the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP20191894A JP3442493B2 (en) 1994-08-26 1994-08-26 Semiconductor light receiving element and method of manufacturing the same

Publications (2)

Publication Number Publication Date
JPH0864855A true JPH0864855A (en) 1996-03-08
JP3442493B2 JP3442493B2 (en) 2003-09-02

Family

ID=16448964

Family Applications (1)

Application Number Title Priority Date Filing Date
JP20191894A Expired - Lifetime JP3442493B2 (en) 1994-08-26 1994-08-26 Semiconductor light receiving element and method of manufacturing the same

Country Status (1)

Country Link
JP (1) JP3442493B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000156520A (en) * 1998-11-19 2000-06-06 Matsushita Electric Ind Co Ltd Light receiving element and manufacture thereof
CN115799376A (en) * 2023-02-09 2023-03-14 材料科学姑苏实验室 Intermediate interconnection layer structure of laminated photovoltaic cell and preparation method and application thereof

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000156520A (en) * 1998-11-19 2000-06-06 Matsushita Electric Ind Co Ltd Light receiving element and manufacture thereof
CN115799376A (en) * 2023-02-09 2023-03-14 材料科学姑苏实验室 Intermediate interconnection layer structure of laminated photovoltaic cell and preparation method and application thereof

Also Published As

Publication number Publication date
JP3442493B2 (en) 2003-09-02

Similar Documents

Publication Publication Date Title
US9276162B2 (en) Semiconductor photodetector and method for manufacturing the same
CA2365454C (en) Semiconductor photodetection device
JP4157698B2 (en) Semiconductor light receiving element and driving method thereof
US6525347B2 (en) Photodetector and unit mounted with photodetector
US20070057299A1 (en) Systems and methods having a metal-semiconductor-metal (msm) photodetector with buried oxide layer
EP0007878B1 (en) Photoelectric generator
JP3442493B2 (en) Semiconductor light receiving element and method of manufacturing the same
JP3183931B2 (en) Semiconductor light receiving element
CN100433341C (en) Semiconductor photoreceptor
JP4094471B2 (en) Semiconductor photo detector
JP2968440B2 (en) Semiconductor light receiving element
JP2002344002A (en) Light-receiving element and mounting body thereof
US6589848B1 (en) Photodetector device and method for manufacturing the same
JPH05102513A (en) Semiconductor phtodetector
JPH07122773A (en) Semiconductor photodetective device
JP2844097B2 (en) Light receiving element
JPH0582826A (en) Semiconductor light receiving element
JPH05327001A (en) Photodetector
JPH0480973A (en) Semiconductor photodetector
KR100369254B1 (en) Photodiode and manufacturing method thereof
JPH042175A (en) Semiconductor photodetector
JPH1074974A (en) Semiconductor light-receiving element
JPH0964405A (en) Semiconductor light receiving element and manufacture thereof
JPH06326340A (en) Semiconductor photoreceptor element
JP2991555B2 (en) Semiconductor light receiving element

Legal Events

Date Code Title Description
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20030610

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090620

Year of fee payment: 6

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090620

Year of fee payment: 6

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100620

Year of fee payment: 7

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110620

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110620

Year of fee payment: 8

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120620

Year of fee payment: 9

S533 Written request for registration of change of name

Free format text: JAPANESE INTERMEDIATE CODE: R313533

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120620

Year of fee payment: 9

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130620

Year of fee payment: 10

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term