JPH0738545A - 平滑出力クロック信号抽出方法 - Google Patents
平滑出力クロック信号抽出方法Info
- Publication number
- JPH0738545A JPH0738545A JP3074684A JP7468491A JPH0738545A JP H0738545 A JPH0738545 A JP H0738545A JP 3074684 A JP3074684 A JP 3074684A JP 7468491 A JP7468491 A JP 7468491A JP H0738545 A JPH0738545 A JP H0738545A
- Authority
- JP
- Japan
- Prior art keywords
- clock signal
- byte
- data
- output
- adjustment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000605 extraction Methods 0.000 title abstract description 4
- 238000009499 grossing Methods 0.000 title description 3
- 230000001360 synchronised effect Effects 0.000 claims abstract description 4
- 238000000034 method Methods 0.000 claims description 63
- 230000004044 response Effects 0.000 claims description 16
- 230000010355 oscillation Effects 0.000 claims description 14
- 230000006870 function Effects 0.000 claims description 13
- 238000012937 correction Methods 0.000 claims description 10
- 238000012545 processing Methods 0.000 claims description 8
- 230000001052 transient effect Effects 0.000 claims description 5
- 230000000694 effects Effects 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 claims description 3
- 230000011664 signaling Effects 0.000 claims description 3
- 230000008878 coupling Effects 0.000 claims 2
- 238000010168 coupling process Methods 0.000 claims 2
- 238000005859 coupling reaction Methods 0.000 claims 2
- 230000000903 blocking effect Effects 0.000 claims 1
- 230000003750 conditioning effect Effects 0.000 claims 1
- 230000005540 biological transmission Effects 0.000 abstract description 18
- RGNPBRKPHBKNKX-UHFFFAOYSA-N hexaflumuron Chemical compound C1=C(Cl)C(OC(F)(F)C(F)F)=C(Cl)C=C1NC(=O)NC(=O)C1=C(F)C=CC=C1F RGNPBRKPHBKNKX-UHFFFAOYSA-N 0.000 description 12
- 230000008859 change Effects 0.000 description 10
- 238000013461 design Methods 0.000 description 8
- 230000008569 process Effects 0.000 description 8
- 238000012546 transfer Methods 0.000 description 8
- 238000010586 diagram Methods 0.000 description 6
- 230000015556 catabolic process Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 238000006731 degradation reaction Methods 0.000 description 2
- 230000009977 dual effect Effects 0.000 description 2
- 238000001914 filtration Methods 0.000 description 2
- 238000003780 insertion Methods 0.000 description 2
- 230000037431 insertion Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000003672 processing method Methods 0.000 description 2
- 238000011084 recovery Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 238000002789 length control Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
- H04J3/0623—Synchronous multiplexing systems, e.g. synchronous digital hierarchy/synchronous optical network (SDH/SONET), synchronisation with a pointer process
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
- Control Of Motors That Do Not Use Commutators (AREA)
- Materials For Medical Uses (AREA)
- Dc Digital Transmission (AREA)
- Transmission Systems Not Characterized By The Medium Used For Transmission (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| AU9104 | 1990-03-14 | ||
| AUPJ910490 | 1990-03-14 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0738545A true JPH0738545A (ja) | 1995-02-07 |
Family
ID=3774550
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3074684A Pending JPH0738545A (ja) | 1990-03-14 | 1991-03-14 | 平滑出力クロック信号抽出方法 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US5255293A (OSRAM) |
| EP (1) | EP0450269B1 (OSRAM) |
| JP (1) | JPH0738545A (OSRAM) |
| AT (1) | ATE193791T1 (OSRAM) |
| CA (1) | CA2038102C (OSRAM) |
| DE (1) | DE69132247T2 (OSRAM) |
| ES (1) | ES2146576T3 (OSRAM) |
Families Citing this family (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FI90709C (fi) * | 1992-02-14 | 1994-03-10 | Nokia Telecommunications Oy | Järjestely osoitinvärinän vaimentamiseksi desynkronisaattorissa |
| US5691976A (en) * | 1992-04-02 | 1997-11-25 | Applied Digital Access | Performance monitoring and test system for a telephone network |
| FI90486C (fi) * | 1992-06-03 | 1999-08-11 | Nokia Telecommunications Oy | Menetelmä ja laite synkronisessa digitaalisessa tietoliikennejärjestelmässä suoritettavan elastisen puskuroinnin toteuttamiseksi |
| GB9323187D0 (en) * | 1993-11-10 | 1994-01-05 | Northern Telecom Ltd | Pointer justification even leak control |
| IT1265424B1 (it) * | 1993-12-22 | 1996-11-22 | Alcatel Italia | Metodo e disposizione ciruitale di realizzazione della funzione di hpa negli apparati sdh |
| US5883900A (en) * | 1994-03-23 | 1999-03-16 | Gpt Limited | Telecommunications transmission |
| GB9405748D0 (en) * | 1994-03-23 | 1994-05-11 | Plessey Telecomm | Complementary justification algorithm |
| US5757872A (en) * | 1994-11-30 | 1998-05-26 | Lucent Technologies Inc. | Clock recovery circuit |
| DE4442506A1 (de) * | 1994-11-30 | 1996-06-05 | Sel Alcatel Ag | Synchronisierungsüberachung in einem Netzwerk |
| US6202108B1 (en) * | 1997-03-13 | 2001-03-13 | Bull S.A. | Process and system for initializing a serial link between two integrated circuits comprising a parallel-serial port using two clocks with different frequencies |
| DE69735527D1 (de) | 1997-05-02 | 2006-05-11 | Lsi Logic Corp | Digitales Verfahren zur adaptiven Taktrückgewinnung |
| US6370158B1 (en) | 1997-11-14 | 2002-04-09 | Wireless Facilities, Inc. | Wireless T/E Transceiver frame signaling subcontroller |
| DE19943779A1 (de) | 1999-09-13 | 2001-03-22 | Siemens Ag | Anordnung zum Synchronisieren von über ein Kommunikationsnetz gekoppelten Kommunikationssystemkomponenten |
| US6463111B1 (en) * | 2001-05-25 | 2002-10-08 | Transwitch Corporaton | Method and apparatus for desynchronizing a DS-3 signal and/or an E3 signal from the data portion of an STS-STM payload |
| DE10136662A1 (de) * | 2001-07-27 | 2003-02-13 | Siemens Ag | Verfahren und Anordnung zur Anpassung der Taktraten digitaler Signale |
| US6910145B2 (en) * | 2001-12-13 | 2005-06-21 | Emc Corporation | Data transmission across asynchronous clock domains |
| US7123675B2 (en) * | 2002-09-25 | 2006-10-17 | Lucent Technologies Inc. | Clock, data and time recovery using bit-resolved timing registers |
| US8094562B1 (en) * | 2004-06-24 | 2012-01-10 | Cypress Semiconductor Corporation | Transmission of a continuous datastream through a re-clocked frame-based transport network |
| US20070220184A1 (en) * | 2006-03-17 | 2007-09-20 | International Business Machines Corporation | Latency-locked loop (LLL) circuit, buffer including the circuit, and method of adjusting a data rate |
| US7984209B1 (en) * | 2006-12-12 | 2011-07-19 | Altera Corporation | Data interface methods and circuitry with reduced latency |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SE414104B (sv) * | 1978-10-13 | 1980-07-07 | Ellemtel Utvecklings Ab | Digital faslast slinga |
| US4347620A (en) * | 1980-09-16 | 1982-08-31 | Northern Telecom Limited | Method of and apparatus for regenerating a signal frequency in a digital signal transmission system |
| DE3309270A1 (de) * | 1983-03-15 | 1984-09-20 | Siemens AG, 1000 Berlin und 8000 München | Synchronisation nachziehbarer taktoszillatoren bei der uebertragung digitaler signale |
| US4876700A (en) * | 1986-04-16 | 1989-10-24 | E. F. Johnson Company | Data demodulator |
| US4791652A (en) * | 1987-06-04 | 1988-12-13 | Northern Telecom Limited | Synchronization of asynchronous data signals |
| US4882754A (en) * | 1987-08-25 | 1989-11-21 | Digideck, Inc. | Data compression system and method with buffer control |
-
1991
- 1991-01-22 AT AT91100716T patent/ATE193791T1/de not_active IP Right Cessation
- 1991-01-22 EP EP91100716A patent/EP0450269B1/en not_active Expired - Lifetime
- 1991-01-22 ES ES91100716T patent/ES2146576T3/es not_active Expired - Lifetime
- 1991-01-22 DE DE69132247T patent/DE69132247T2/de not_active Expired - Fee Related
- 1991-03-05 US US07/664,654 patent/US5255293A/en not_active Expired - Lifetime
- 1991-03-12 CA CA002038102A patent/CA2038102C/en not_active Expired - Fee Related
- 1991-03-14 JP JP3074684A patent/JPH0738545A/ja active Pending
Also Published As
| Publication number | Publication date |
|---|---|
| ES2146576T3 (es) | 2000-08-16 |
| CA2038102C (en) | 1996-04-16 |
| ATE193791T1 (de) | 2000-06-15 |
| CA2038102A1 (en) | 1991-09-15 |
| DE69132247D1 (de) | 2000-07-13 |
| EP0450269B1 (en) | 2000-06-07 |
| EP0450269A3 (OSRAM) | 1994-03-30 |
| US5255293A (en) | 1993-10-19 |
| EP0450269A2 (en) | 1991-10-09 |
| DE69132247T2 (de) | 2000-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0738545A (ja) | 平滑出力クロック信号抽出方法 | |
| US5065396A (en) | Inverse multiplexer and demultiplexer techniques | |
| CA1232693A (en) | Network multiplex structure | |
| EP2037603B1 (en) | A clock recovery method and apparatus | |
| JP3429308B2 (ja) | ポインタを含むフレーム構造を分解及び組立する方法 | |
| EP0473338B1 (en) | Bit synchronization with elastic memory | |
| US7830909B2 (en) | Transparent sub-wavelength network | |
| US5263057A (en) | Method of reducing waiting time jitter | |
| CA2349344C (en) | Reducing waiting time jitter | |
| US5859882A (en) | Transmission system control circuit including comparator apparatus | |
| US5331671A (en) | Circuit arrangement for bit rate adjustment to two digital signals | |
| US5471511A (en) | Digital phase-locked loop arrangement for use in a desynchronizer | |
| EP2323419A1 (en) | A method, a device and a system for constant rate data stream transmission | |
| CN1051187C (zh) | 同步数字系列数据传输系统 | |
| US20100098421A1 (en) | Optical interface method and apparatus | |
| US20020186719A1 (en) | Pointer adjustment wander and jitter reduction apparatus for a desynchronizer | |
| EP0539758A1 (en) | Sonet pointer interpretation system | |
| EP1804440B9 (en) | A method and circuit for acquiring an asynchronously de-map clock | |
| US4595907A (en) | PCM data translating apparatus | |
| EP1436923A2 (en) | Method and apparatus for digital data synchronization | |
| JP3429309B2 (ja) | 同期デジタル遠隔通信システムにおけるエラスティックバッファメモリの充填率を監視する方法及び装置 | |
| US5703915A (en) | Transmission system and multiplexing/demultiplexing equipment involving a justifiable bit stream | |
| US5724342A (en) | Method for receiving a signal in a synchronous digital telecommunications system | |
| JPH07226760A (ja) | ポインタ調整イベント漏れ制御方法および装置 | |
| WO1993016535A1 (en) | Pointer jitter suppression in a desynchronizer |