JPH07241031A - Multi-output power supply circuit - Google Patents

Multi-output power supply circuit

Info

Publication number
JPH07241031A
JPH07241031A JP6051097A JP5109794A JPH07241031A JP H07241031 A JPH07241031 A JP H07241031A JP 6051097 A JP6051097 A JP 6051097A JP 5109794 A JP5109794 A JP 5109794A JP H07241031 A JPH07241031 A JP H07241031A
Authority
JP
Japan
Prior art keywords
power supply
output
voltages
output power
supply circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP6051097A
Other languages
Japanese (ja)
Inventor
Akira Watanabe
昭 渡辺
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kokusai Electric Corp
Original Assignee
Kokusai Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kokusai Electric Corp filed Critical Kokusai Electric Corp
Priority to JP6051097A priority Critical patent/JPH07241031A/en
Publication of JPH07241031A publication Critical patent/JPH07241031A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To provide a multi-output power supply circuit for feeding desired power from an existing multi-output power supply to various apparatus requiring more than one different DC power supply. CONSTITUTION:When a plurality of voltages, including a desired voltage different from any one of a plurality of different DC output voltages, are obtained from a multi-output power supply producing the plurality of different DC output voltages, a multi-output power supply circuit connects the plurality of power supplies in series to obtain the desired voltages. Diodes 6, 7 are connected, as required, with the output terminals of the plurality of power supplies.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、2つ以上の異なる直流
電源を必要とする各種装置への電源供給における、マル
チ出力電源回路に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multi-output power supply circuit for supplying power to various devices which require two or more different DC power supplies.

【0002】[0002]

【従来の技術】2つ以上の異なる直流電源を必要とする
場合、従来は電源メーカの標準品であるマルチ出力電源
装置を使用することもあるが、この標準品の出力電圧
は、通常±5V,±12V,±15V,±24Vの組合
わせによる2出力、あるいは3出力のものが殆どであ
る。そのため、必要とする複数の電圧が、標準品の複数
の出力電圧のいずれかにそれぞれ該当する場合は標準品
を使用することができるが、必要とする複数の電圧のう
ち1つでも標準品に用意されていない場合は、別の電源
装置を設置する必要があった。
2. Description of the Related Art When two or more different DC power supplies are required, a multi-output power supply device, which is a standard product of a power supply manufacturer, may be used in the past, but the output voltage of this standard product is usually ± 5V. , ± 12V, ± 15V, ± 24V, most of them have 2 outputs or 3 outputs. Therefore, if the required multiple voltages correspond to any of the multiple output voltages of the standard product, the standard product can be used, but even one of the required multiple voltages will become the standard product. If not, another power supply had to be installed.

【0003】従って、従来のマルチ出力電源装置が利用
できない場合は、図4(a)(b)に示すように複数の
電源装置を用いて対応せざるを得ない状態であった。即
ち、図4(a)は直流電源装置1および2の2つの電源
装置の各電圧V1 と電圧V2をそれぞれ利用するもので
ある。また、図4(b)は直流電源装置1の電圧V1
と、その直流電源装置1の出力に接続されたDC/DC
コンバータ3の出力電圧V2 を用いて供給するようにし
たものである。
Therefore, when the conventional multi-output power supply device cannot be used, a plurality of power supply devices must be used as shown in FIGS. 4 (a) and 4 (b). That is, FIG. 4A uses the respective voltages V1 and V2 of the two power supply devices of the DC power supply devices 1 and 2. Further, FIG. 4B shows the voltage V1 of the DC power supply device 1.
And DC / DC connected to the output of the DC power supply device 1.
The output voltage V2 of the converter 3 is used for supply.

【0004】[0004]

【発明が解決しようとする課題】しかし、この図4に示
した電源供給方法では、電源装置1台で供給する場合に
比較し次のような問題がある。 電源装置の台数が増えるため、コストが多額に掛か
る。 電源装置の使用機器に対する実装面積が大きくなり、
装置の小形化が阻害される。 図4(b)に示したような従来例では、消費電力が大
きく不経済である。 即ち、図4(b)に示した2つの電源装置を使用する場
合の具体例を図5に示す。出力電圧30Vの直流電源装
置1と出力電圧5VのDC/DCコンバータ3は電力供
給装置4に接続されており、電力供給装置4の負荷回路
41および42の消費電力はそれぞれ30Wで、合計6
0Wの消費電力を要するものとする。そして、DC/D
Cコンバータ3の変換効率を80%とした場合、直流電
源装置1の出力電流は2.25Aとなり、出力電力は6
7.5Wになる。従って、実際に必要とする消費電力に
対して7.5W多く必要とすることになり、電力を浪費
することになる。本発明は、複数の異なる電源電圧を必
要とする場合における、従来の電源回路の問題を改善す
るものである。
However, the power supply method shown in FIG. 4 has the following problems as compared with the case where power is supplied by one power supply device. Since the number of power supply devices increases, the cost is high. The mounting area of the power supply device for the equipment used increases,
The miniaturization of the device is hindered. In the conventional example as shown in FIG. 4B, power consumption is large and uneconomical. That is, a specific example in the case of using the two power supply devices shown in FIG. 4B is shown in FIG. The DC power supply device 1 having an output voltage of 30 V and the DC / DC converter 3 having an output voltage of 5 V are connected to the power supply device 4, and the power consumption of the load circuits 41 and 42 of the power supply device 4 is 30 W, respectively, and a total of 6 units.
It is assumed that power consumption of 0 W is required. And DC / D
When the conversion efficiency of the C converter 3 is 80%, the output current of the DC power supply device 1 is 2.25 A, and the output power is 6
It becomes 7.5W. Therefore, 7.5 W is required more than the power consumption actually required, and power is wasted. The present invention improves on the problems of conventional power supply circuits when multiple different power supply voltages are required.

【0005】[0005]

【課題を解決するための手段】本発明の第1の発明のマ
ルチ出力電源回路は、複数の異なる出力直流電圧が得ら
れるマルチ出力電源装置から、少なくとも当該複数の異
なる出力直流電圧のいずれにも該当しない所望の電圧を
含み複数の電圧を得る場合、当該所望の電圧は前記複数
の電源を直列接続して得るようにして、複数の電圧出力
をマルチ出力電源装置から得るようにしたものである。
また、本発明の第2の発明のマルチ出力電源回路は、前
記第1の発明の前記所望の電圧を得るために直列接続さ
れた前記複数の電源と、前記複数の異なる出力直流電圧
のいずれかの電圧に該当する電源とが共用されるとき
は、各電源の出力端にダイオードをそれぞれ設けたもの
である。また、本発明の第3の発明のマルチ出力電源回
路は、前記第1の発明の前記所望の電圧が複数であっ
て、該複数の所望の電圧を得るために複数の直列接続さ
れた前記複数の電源のいずれかが共用されるときは、各
電源の出力端にダイオードをそれぞれ設けたものであ
る。また、本発明の第4の発明のマルチ出力電源回路
は、前記第2または3の発明の前記各電源の出力端に接
続されるダイオードのうち、出力電圧の低い電源に接続
されるダイオードをツェナーダイオードとしたものであ
る。
A multi-output power supply circuit according to a first aspect of the present invention provides a multi-output power supply device capable of obtaining a plurality of different output DC voltages from at least one of the plurality of different output DC voltages. When a plurality of voltages including a desired voltage that does not apply are obtained, the desired voltage is obtained by connecting the plurality of power sources in series, and a plurality of voltage outputs are obtained from the multi-output power supply device. .
Also, a multi-output power supply circuit of a second invention of the present invention is one of the plurality of power supplies connected in series for obtaining the desired voltage of the first invention and the plurality of different output DC voltages. When the power source corresponding to the voltage of 1 is shared, a diode is provided at the output terminal of each power source. Also, in the multi-output power supply circuit of the third invention of the present invention, the plurality of the desired voltages of the first invention are provided, and the plurality of series-connected plurality are provided to obtain the plurality of desired voltages. When any one of the power supplies is used in common, a diode is provided at the output end of each power supply. Also, in the multi-output power supply circuit of the fourth invention of the present invention, among the diodes connected to the output terminals of the respective power supplies of the second or third invention, a diode connected to a power supply having a low output voltage is zenered. It is a diode.

【0006】[0006]

【実施例】以下図面により本発明を詳細に説明する。図
1は本発明の一実施例を示すブロック図である。図1に
おいて5は出力電圧V2 (DC5V)と出力電圧V3
(DC24V)を出力するマルチ出力電源装置で、その
2次側の各電源出力は相互に絶縁されている。そして、
このマルチ出力電源装置5から5Vと30V±2Vの電
源出力を得ようとするもので、DC5Vの電源出力+端
子とDC24Vの電源出力−端子を接続し、前記DC5
VおよびDC24Vの出力端にそれぞれダイオード7,
6が接続されている。従って、この電源回路により、D
C5Vの出力電圧V2 とDC29Vの出力電圧V1 を得
ることができるもので、マルチ出力電源装置5に用意さ
れていない出力電圧が得られる。次に前述したダイオー
ド6,7の作用について、図2(a)(b)により説明
する。このダイオード6,7は電源瞬断時や電源投入時
などの出力電圧の立ち上がり,立ち下がりの時間的ずれ
が生じたときに、電力供給装置4或いはマルチ出力電源
装置5を保護するためのものである。
The present invention will be described in detail below with reference to the drawings. FIG. 1 is a block diagram showing an embodiment of the present invention. In FIG. 1, 5 is the output voltage V2 (DC5V) and the output voltage V3.
In a multi-output power supply device that outputs (DC24V), each power supply output on the secondary side is insulated from each other. And
This multi-output power supply device 5 is intended to obtain a power supply output of 5V and 30V ± 2V. The power supply output + terminal of DC5V and the power supply output-terminal of DC24V are connected to each other to connect the DC5
At the output terminals of V and DC24V, diode 7,
6 is connected. Therefore, with this power supply circuit, D
An output voltage V2 of C5V and an output voltage V1 of DC29V can be obtained, and an output voltage not prepared for the multi-output power supply device 5 can be obtained. Next, the operation of the diodes 6 and 7 described above will be described with reference to FIGS. The diodes 6 and 7 are for protecting the power supply device 4 or the multi-output power supply device 5 when there is a time lag between rising and falling of the output voltage when the power is momentarily cut off or when the power is turned on. is there.

【0007】即ち、ダイオード6は、図2(b)のタイ
ミング図に示されているように、出力電圧の立ち上がり
時t1 でV1 <V2 となったとき、図2(a)に示すマ
ルチ出力電源装置5の出力端bより出力端cの方の電圧
が低くなるため、V1 側では逆バイアスになるので、こ
れをダイオード6により防ぐものである。 また、ダイ
オード7は、例えば故障により図2(a)に示す負荷Z
1 が短絡したとき、マルチ出力電源装置5の出力端aよ
り出力端bの方が電圧が低くなるため、V2 側では逆バ
イアスになるので、これをダイオード7により防ぐもの
である。
That is, as shown in the timing chart of FIG. 2 (b), the diode 6 has the multi-output power supply shown in FIG. 2 (a) when V1 <V2 at the rising time t1 of the output voltage. Since the voltage at the output end c of the device 5 becomes lower than that at the output end c, the reverse bias occurs on the V1 side, and this is prevented by the diode 6. In addition, the diode 7 may have a load Z shown in FIG.
When 1 is short-circuited, the voltage at the output end b of the multi-output power supply device 5 becomes lower than that at the output end a, so that a reverse bias occurs on the V2 side, and this is prevented by the diode 7.

【0008】また、この実施例のように定常時V1 >V
2 の関係にある出力電圧の場合は、ダイオード7をツェ
ナーダイオードとすることにより、電力供給装置4側の
部品を保護することができる。これは、図2(b)に示
されている出力電圧の立ち下がり時t2 で、図2(a)
に示す負荷Z1 のコンデンサC1 でチャージされた電圧
がマルチ出力電源装置5側に戻ったとき、出力端bの電
位がV2 より大きくなってしまい、この電圧で負荷Z2
に加わるのでこれを保護することができる。なお、本発
明ではマルチ出力電源装置5の各電源部の電圧変換効率
が80%であっても、これによって出力電圧の影響され
ることはない。
Further, as in this embodiment, in the steady state V1> V
In the case of the output voltage having the relationship of 2, it is possible to protect the parts on the power supply device 4 side by using the zener diode as the diode 7. This is at the falling time t2 of the output voltage shown in FIG.
When the voltage charged by the capacitor C1 of the load Z1 shown in FIG. 6 returns to the multi-output power supply device 5 side, the potential of the output terminal b becomes larger than V2, and this voltage causes the load Z2
You can protect this as you join. In the present invention, even if the voltage conversion efficiency of each power supply unit of the multi-output power supply device 5 is 80%, it is not affected by the output voltage.

【0009】本発明によるマルチ出力電源装置の各出力
電圧を、種々の電圧に変換する場合の接続例を図3によ
り説明する。図3(a)は5V,15Vおよび24Vの
出力電圧を備えたマルチ出力電源装置から、5Vと20
Vの出力電圧を得るものである。この場合は、5Vおよ
び15Vの出力端にそれぞれダイオードを接続する。図
3(b)は同様のマルチ出力電源装置から、15Vと2
9Vの出力電圧を得るもので、この場合は各出力端にダ
イオードを接続する必要はない。図3(c)は同様のマ
ルチ出力電源装置から、15Vと20Vの出力電圧を得
るもので、5Vおよび15Vの出力端にそれぞれダイオ
ードを接続する。図3(d)は同様のマルチ出力電源装
置から、20Vと39Vの出力電圧を得るもので、5
V,15Vおよび24Vの各出力端にそれぞれダイオー
ドを接続する。このように、既存の標準品のマルチ出力
電源装置の出力電圧の組合せにより、所望の複数の電源
出力を得ることができる。なお、前記実施例では二つの
電源出力を得る例について説明したが、三つの電源出力
を得る場合も同様な回路により実施できる。
A connection example for converting each output voltage of the multi-output power supply device according to the present invention into various voltages will be described with reference to FIG. FIG. 3 (a) shows a multi-output power supply device with output voltages of 5V, 15V and 24V from 5V and 20V.
The output voltage of V is obtained. In this case, diodes are connected to the output terminals of 5V and 15V, respectively. Figure 3 (b) shows a similar multi-output power supply with 15V and 2
An output voltage of 9V is obtained, and in this case, it is not necessary to connect a diode to each output terminal. FIG. 3 (c) obtains output voltages of 15V and 20V from the same multi-output power supply device, and diodes are connected to the output terminals of 5V and 15V, respectively. FIG. 3 (d) shows output voltages of 20V and 39V from the same multi-output power supply device.
Diodes are connected to the respective output terminals of V, 15V and 24V. In this way, it is possible to obtain desired plural power supply outputs by combining the output voltages of the existing standard multi-output power supply devices. In the above embodiment, an example in which two power source outputs are obtained has been described, but the same circuit can be used to obtain three power source outputs.

【0010】[0010]

【発明の効果】以上詳細に説明したように、本発明のマ
ルチ出力電源回路は、所望の複数の電源出力を得ようと
する場合、従来複数の電源装置を用いなければならなか
ったものを、1個のマルチ出力電源装置で達成できるた
め、コスト低減を図ることができるとともに、電源装置
を取付ける実装スペースを減少させることができ、筐体
の小形化が実現できるなどの効果を奏するものである。
As described above in detail, in the multi-output power supply circuit of the present invention, when a plurality of desired power supply outputs are to be obtained, conventionally, a plurality of power supply devices must be used. Since this can be achieved by one multi-output power supply device, the cost can be reduced, the mounting space for mounting the power supply device can be reduced, and the housing can be downsized. .

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明のマルチ出力電源回路の実施例を示すブ
ロック図である。
FIG. 1 is a block diagram showing an embodiment of a multi-output power supply circuit of the present invention.

【図2】本発明のマルチ出力電源回路を用いた場合の動
作説明図である。
FIG. 2 is an operation explanatory diagram when the multi-output power supply circuit of the present invention is used.

【図3】本発明のマルチ出力電源回路の接続例ずであ
る。
FIG. 3 is a connection example of the multi-output power supply circuit of the present invention.

【図4】従来の複数電源を得る場合の電源回路のブロッ
ク図である。
FIG. 4 is a block diagram of a conventional power supply circuit for obtaining a plurality of power supplies.

【図5】従来の複数電源回路の使用状態を説明するブロ
ック図である。
FIG. 5 is a block diagram illustrating a usage state of a conventional multiple power supply circuit.

【符号の説明】[Explanation of symbols]

1,2 直流電源装置 3 DC/DCコンバータ 4 電力供給装置 41,42 負荷回路 5 マルチ出力電源装置 6,7 ダイオード 1, 2 DC power supply device 3 DC / DC converter 4 Power supply device 41, 42 Load circuit 5 Multi-output power supply device 6, 7 Diode

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 複数の異なる出力直流電圧が得られるマ
ルチ出力電源装置から、少なくとも当該複数の異なる出
力直流電圧のいずれにも該当しない所望の電圧を含み複
数の電圧を得る場合、当該所望の電圧は前記複数の電源
を直列接続して得るようにして、複数の電圧出力をマル
チ出力電源装置から得るようにしたマルチ出力電源回
路。
1. When a plurality of voltages including at least a desired voltage that does not correspond to any of the plurality of different output DC voltages are obtained from a multi-output power supply device that obtains a plurality of different output DC voltages, the desired voltage is obtained. Is a multi-output power supply circuit configured to obtain a plurality of voltage outputs from a multi-output power supply device by connecting the plurality of power supplies in series.
【請求項2】 前記所望の電圧を得るために直列接続さ
れた前記複数の電源と、前記複数の異なる出力直流電圧
のいずれかの電圧に該当する電源とが共用されるとき
は、各電源の出力端にダイオードをそれぞれ設けた請求
項1記載のマルチ出力電源回路。
2. When the plurality of power supplies connected in series to obtain the desired voltage and the power supply corresponding to any of the plurality of different output DC voltages are shared, The multi-output power supply circuit according to claim 1, wherein each output terminal is provided with a diode.
【請求項3】 前記所望の電圧が複数であって、該複数
の所望の電圧を得るために複数の直列接続された前記複
数の電源のいずれかが共用されるときは、各電源の出力
端にダイオードをそれぞれ設けた請求項1記載のマルチ
出力電源回路。
3. The output terminal of each power supply when the desired voltage is plural and any one of the plurality of power supplies connected in series is shared in order to obtain the plurality of desired voltages. The multi-output power supply circuit according to claim 1, wherein each of the diodes has a diode.
【請求項4】 前記各電源の出力端に接続されるダイオ
ードのうち、出力電圧の低い電源に接続されるダイオー
ドをツェナーダイオードとした請求項2または3記載の
マルチ出力電源回路。
4. The multi-output power supply circuit according to claim 2, wherein among the diodes connected to the output terminals of the respective power supplies, a diode connected to a power supply having a low output voltage is a Zener diode.
JP6051097A 1994-02-25 1994-02-25 Multi-output power supply circuit Pending JPH07241031A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP6051097A JPH07241031A (en) 1994-02-25 1994-02-25 Multi-output power supply circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP6051097A JPH07241031A (en) 1994-02-25 1994-02-25 Multi-output power supply circuit

Publications (1)

Publication Number Publication Date
JPH07241031A true JPH07241031A (en) 1995-09-12

Family

ID=12877315

Family Applications (1)

Application Number Title Priority Date Filing Date
JP6051097A Pending JPH07241031A (en) 1994-02-25 1994-02-25 Multi-output power supply circuit

Country Status (1)

Country Link
JP (1) JPH07241031A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011227705A (en) * 2010-04-20 2011-11-10 Nec Fielding Ltd Security system, security processing method, and program

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011227705A (en) * 2010-04-20 2011-11-10 Nec Fielding Ltd Security system, security processing method, and program

Similar Documents

Publication Publication Date Title
US11418117B2 (en) Single inductor multi-output buck-boost converter and control method thereof
JPH06261451A (en) Power distribution system
KR20010014809A (en) Direct current source circuit
EP1054504B1 (en) AC and DC input power supply
WO2003026114B1 (en) Universal energy supply system
CA2197975A1 (en) Universal power module
US20050242858A1 (en) Apparatus and method for synchronized distributed pulse width modulation waveforms in microprocessor and digital signal processing devices
US20050173988A1 (en) Input power sharing
US7259687B2 (en) System and method for distributing module phase information
US11742756B2 (en) Hybrid bi-directional DC-DC power converter and methods of operation thereof
WO2006065435A2 (en) Power system with redundant power supply apparatus
JPH07241031A (en) Multi-output power supply circuit
JPH09233809A (en) Dc power supply circuit
JPH09261855A (en) Power supply device
JP2013162586A (en) Dc/dc converter
JPH06141536A (en) Low-loss power supply device including dc/dc converter
US6861830B1 (en) Method of improving transient noise of a switching DC-to-DC converter with multiple output voltages
EP0607246B1 (en) Regulated auxiliary power supply
JPH10150766A (en) Switching regulator
US20040189268A1 (en) Power converter module with an electromagnetically coupled inductor for switch control of a rectifier
JPH1169807A (en) Dc power supplying apparatus
JP2019140767A (en) Power supply transmission system
JPH08149802A (en) Booster circuit
KR101164589B1 (en) DC-DC converter for high electric power
CN115441729A (en) Power converter, signal control method of multiple integrated modules and integrated module

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20040608

A521 Written amendment

Effective date: 20040806

Free format text: JAPANESE INTERMEDIATE CODE: A523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Effective date: 20050322

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Effective date: 20050404

Free format text: JAPANESE INTERMEDIATE CODE: A61

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090422

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees