JPH0714936A - Vessel for semiconductor device - Google Patents

Vessel for semiconductor device

Info

Publication number
JPH0714936A
JPH0714936A JP5149647A JP14964793A JPH0714936A JP H0714936 A JPH0714936 A JP H0714936A JP 5149647 A JP5149647 A JP 5149647A JP 14964793 A JP14964793 A JP 14964793A JP H0714936 A JPH0714936 A JP H0714936A
Authority
JP
Japan
Prior art keywords
cap
stem
container
metallized layer
adhesive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP5149647A
Other languages
Japanese (ja)
Inventor
Naohito Murata
尚仁 村田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Fujitsu Quantum Devices Ltd
Original Assignee
Fujitsu Ltd
Fujitsu Quantum Devices Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Fujitsu Quantum Devices Ltd filed Critical Fujitsu Ltd
Priority to JP5149647A priority Critical patent/JPH0714936A/en
Publication of JPH0714936A publication Critical patent/JPH0714936A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/552Protection against radiation, e.g. light or electromagnetic waves
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/06Polymers
    • H01L2924/078Adhesive characteristics other than chemical
    • H01L2924/07802Adhesive characteristics other than chemical not being an ohmic electrical conductor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/1515Shape
    • H01L2924/15153Shape the die mounting substrate comprising a recess for hosting the device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/15165Monolayer substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/163Connection portion, e.g. seal
    • H01L2924/16315Shape
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/301Electrical effects
    • H01L2924/3025Electromagnetic shielding

Landscapes

  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Electromagnetism (AREA)
  • Toxicology (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To surely remove an electrostatic shield of a cap, relating to a vessel for a semiconductor device with a resin cap sealing. CONSTITUTION:A stem 1 consisting of the first insulation material provided with a sealing part 1b that surrounds a semiconductor chip 5, and a cap 8, on whose surface a metallized layer 9 is provided, by which a cap mouth edge 8a is bonded to a seal-up part 1b for sealing up with an insulation bond 10, are contained in a vessel for a semiconductor device. The sealing part 1b is provided with the second step 1c, formed so that it engages with the first step 8b provided at the cap mouth edge 8a and at the same time the metallized layer 9 on the surface of the cap 8 contacts to the stem 1, and the sides facing the first and second steps 8b and 1c are configured to serve as bonding surfaces to the cap 8 and the stem 1.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は,静電シールドされた樹
脂キャップ封止の半導体装置用容器の構造に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a structure of a container for a semiconductor device, which is sealed with an electrostatically shielded resin cap.

【0002】高周波用半導体素子,例えばHEMT(高
電子易動度電界効果トランジスタ)の容器は,高周波特
性を保証するために静電シールドが施される。例えば,
半導体装置を安価に製造するために,その容器に樹脂容
器を使用する場合,通常,樹脂容器表面をメタライズし
て静電シールドがなされる。
A container of a high frequency semiconductor device, for example, a HEMT (high electron mobility field effect transistor) is provided with an electrostatic shield in order to ensure high frequency characteristics. For example,
When a resin container is used for manufacturing a semiconductor device at low cost, the surface of the resin container is usually metallized to provide electrostatic shielding.

【0003】しかし,樹脂容器は一般に,半導体素子が
形成されたチップを載置固定するためのステムと,チッ
プを掩覆する樹脂キャップとを別個に製造し,これを接
着して封止する樹脂キャップ封止型の容器が用いられ
る。かかる場合,非導電性接着剤が使用されるため接着
面での導通不良を誘起し易く,ステム上の接地パターン
とキャップのメタライズ層との電気的接続不良を生ずる
ため,静電シールド効果の劣化を起こすおそれが大き
い。
However, a resin container is generally manufactured by separately manufacturing a stem for mounting and fixing a chip on which a semiconductor element is formed and a resin cap for covering the chip, and adhering and sealing the stem. A cap-sealed container is used. In such a case, since a non-conductive adhesive is used, it is easy to induce conduction failure on the adhesive surface, and a poor electrical connection between the ground pattern on the stem and the metallized layer of the cap may occur, resulting in deterioration of the electrostatic shield effect. There is a high risk of causing

【0004】このため,ステムに形成された接地パター
ンとキャップのメタライズ層との電気的接続を確実にと
ることができる樹脂キャップ封止型の半導体容器が要求
されている。
Therefore, there is a demand for a resin cap-encapsulated type semiconductor container which can ensure electrical connection between the ground pattern formed on the stem and the metallized layer of the cap.

【0005】[0005]

【従来の技術】従来,樹脂キャップを使用する半導体装
置用容器は,上面の接着部分が平面に形成されたステム
に,円筒カップ状の樹脂キャップの円筒外周端面をその
平面部分に接着して組み立てられていた。かかる従来の
容器の組み立て工程と,その問題点とについて実施例を
参照して説明する。
2. Description of the Related Art Conventionally, a semiconductor device container using a resin cap is assembled by adhering a cylindrical outer peripheral end face of a cylindrical cup-shaped resin cap to a flat part on a stem whose upper surface adhesive part is formed flat. It was being done. The conventional container assembling process and its problems will be described with reference to examples.

【0006】図3は従来例ステム平面図であり,樹脂キ
ャップ封止型半導体装置用容器のステムを表している。
図4は従来例ステムAA’断面図であり,図3における
AA’断面を表している。
FIG. 3 is a plan view of a conventional stem, showing a stem of a resin cap-sealed semiconductor device container.
FIG. 4 is a cross-sectional view of the conventional stem AA ′, showing the AA ′ cross section in FIG.

【0007】図3及び図4を参照して,ステム1は,外
周が上方に突出した側壁からなる封止部1bを有し,中
央が窪んだ断面凹字型の円筒皿状の絶縁体,例えばセラ
ミックスから構成される。
Referring to FIGS. 3 and 4, the stem 1 has a sealing portion 1b having a side wall whose outer periphery protrudes upward, and a cylindrical dish-shaped insulator having a recessed cross section with a depressed center, For example, it is made of ceramics.

【0008】半導体チップ5は,ステム上面中央の平坦
なヘッダー部1aに裏面を接着されて搭載される。チッ
プ5上面に設けられた端子は,ボンデングワイヤにより
ヘッダー部1a表面に配設された導電パターン6に接続
される。導電パターン6は封止部及びステム側面上に延
在し,ステム下面に設けられたリード端子,例えばゲー
ト引出し線2,ドレイン引出し線3,又はソース引出し
線4に接続する。
The semiconductor chip 5 is mounted by bonding the back surface to the flat header portion 1a at the center of the top surface of the stem. The terminal provided on the upper surface of the chip 5 is connected to the conductive pattern 6 provided on the surface of the header portion 1a by a bonding wire. The conductive pattern 6 extends on the seal portion and the side surface of the stem and is connected to a lead terminal provided on the lower surface of the stem, for example, the gate lead wire 2, the drain lead wire 3, or the source lead wire 4.

【0009】図5は,従来例容器断面図であり,樹脂キ
ャップを用いて封止した半導体容器の断面を表してい
る。なお,図5の断面は図3中のAA’断面であり,ソ
ース引出し線に沿う垂直断面である。
FIG. 5 is a sectional view of a conventional container, showing a cross section of a semiconductor container sealed with a resin cap. The cross section of FIG. 5 is a cross section taken along the line AA ′ in FIG. 3, which is a vertical cross section along the source lead line.

【0010】図5を参照して,チップ5を搭載したステ
ム1上に,チップ5を掩覆する円筒カップ状の樹脂キャ
ップ8が載置される。キャップ8とステム1とは,ステ
ム1の封止部1b上端面と樹脂キャップ8のキャップ口
縁8a下端面とを樹脂系の接着剤10を用いて接着す
る。即ち,従来の容器では,接着面となるステム1の封
止部1b上端面と樹脂キャップ8のキャップ口縁8a下
端面とは,いずれも平面に加工されている。
Referring to FIG. 5, a cylindrical cup-shaped resin cap 8 for covering the chip 5 is placed on the stem 1 on which the chip 5 is mounted. The cap 8 and the stem 1 are bonded to each other with a resin adhesive 10 between the upper end surface of the sealing portion 1b of the stem 1 and the lower end surface of the cap lip 8a of the resin cap 8. That is, in the conventional container, both the upper end surface of the sealing portion 1b of the stem 1 and the lower end surface of the cap lip 8a of the resin cap 8 which are adhesive surfaces are processed into flat surfaces.

【0011】キャップ8外表面にはメタライズ層9が形
成される。このメタライズ層9はキャップ8とステム1
との接着部でステム1表面に形成された導電パターン6
に当接して電気的に接続され,接地電位にあるソース電
極に接続される結果,チップを静電シールドする効果を
奏する。
A metallized layer 9 is formed on the outer surface of the cap 8. The metallized layer 9 includes a cap 8 and a stem 1.
Conductive pattern 6 formed on the surface of the stem 1 at the bonding portion with
The chip is electrostatically shielded as a result of being connected to and electrically connected to the source electrode at the ground potential.

【0012】しかし,上述した従来の容器では,ステム
1とキャップ8の接着面がともに平面であるため,その
接着面に形成される接着剤10の層を挟んでステム1と
キャップ8が分離し,キャップ9のメタライズ層9とス
テム1の導電パターンとの電気的接続が採れなくなる。
このため,メタライズ層9と導電パターンとを接続する
別個の手段,例えば導電ペーストによる接続を必要とす
る。
However, in the above-mentioned conventional container, since the bonding surfaces of the stem 1 and the cap 8 are both flat, the stem 1 and the cap 8 are separated by sandwiching the layer of the adhesive 10 formed on the bonding surface. The electrical connection between the metallized layer 9 of the cap 9 and the conductive pattern of the stem 1 cannot be established.
Therefore, a separate means for connecting the metallized layer 9 and the conductive pattern, for example, a connection using a conductive paste is required.

【0013】また,接着面が平面であるため接着剤10
がキャップ8外周にはみ出す場合があり,かかる場合に
は導電ペーストを接着剤10表面に塗布して導電路を形
成しなければならず,電気的接続の信頼性が損なわれ
る。
Since the adhesive surface is flat, the adhesive 10
May protrude to the outer periphery of the cap 8. In such a case, the conductive paste must be applied to the surface of the adhesive 10 to form a conductive path, and the reliability of electrical connection is impaired.

【0014】上記問題は,キャップ表面をメタライズし
ない場合には生じないが,これでは静電シールドをする
ことができないので,高周波素子の実装には用いること
ができない。
The above problem does not occur when the surface of the cap is not metallized, but it cannot be used for mounting a high frequency element because it cannot provide electrostatic shielding.

【0015】[0015]

【発明が解決しようとする課題】上述したように,静電
シールドのためのメタライズを施された樹脂キャップ
を,ステムに絶縁性接着剤を用いて平面からなる接着面
を相互に接着して封止する従来の半導体装置用容器で
は,接着面でのメタライズ層とステムとの電気的接続が
とれないという問題がある。また,接着面からはみ出し
た接着剤のため電気的接続路を形成しても信頼性に乏し
いという欠点があった。
As described above, the metallized resin cap for the electrostatic shield is sealed by bonding the flat adhesive surfaces to each other by using an insulating adhesive on the stem. In the conventional semiconductor device container that is stopped, there is a problem that the metallized layer and the stem cannot be electrically connected on the adhesive surface. In addition, there is a drawback in that reliability is poor even if an electrical connection path is formed due to the adhesive protruding from the adhesive surface.

【0016】本発明は,接着部に段差を設け段差側面を
接着面とすることにより,キャップ表面のメタライズ層
を接着層を介在させることなく直接ステム表面に当接で
きる構造としたもので,キャップ表面のメタライズ層の
接地を完全にとることができる絶縁性キャップで封止す
る半導体装置用容器の提供を目的としている。
The present invention has a structure in which the metallization layer on the cap surface can directly contact the stem surface without interposing an adhesive layer by providing a step on the adhesive portion and using the side surface of the step as an adhesive surface. An object of the present invention is to provide a container for a semiconductor device, which is sealed with an insulating cap that can completely ground the metallized layer on the surface.

【0017】[0017]

【課題を解決するための手段】図1は本発明の実施例断
面図であり,絶縁性キャップで封止した半導体装置の断
面を表している。
FIG. 1 is a sectional view of an embodiment of the present invention and shows a section of a semiconductor device sealed with an insulating cap.

【0018】図2は本発明の実施例一部拡大断面図であ
り,封止されたキャッブ及びステムのキャップ口縁及び
封止部を含む接着部分の構造を表している。図2
(a),(b)及び(c)はキャップ口縁及び封止部に
段差を設けた第一,第二及び第四実施例をそれぞれ表し
ており,図2(c)は段差に代えてテーパ面を用いた実
施例を表している。
FIG. 2 is a partially enlarged sectional view of an embodiment of the present invention, showing a structure of an adhesive portion including a cap rim of a sealed cab and a stem and a sealing portion. Figure 2
(A), (b) and (c) respectively show the first, second and fourth embodiments in which a step is provided on the cap rim and the sealing portion, and FIG. An example using a tapered surface is shown.

【0019】上記課題を解決するために,本発明の第一
の構成は,図1並びに図2(a),(b)及び(c)を
参照して,上面に半導体チップ5を搭載するヘッダー部
1aが設けられ,該上面に該ヘッダー部1aを囲む封止
部1bが設けられた第一の絶縁体からなるステム1と,
少なくとも表面の一部にメタライズ層9が設けられた第
二の絶縁体からなる蓋状のキャップ8であって,キャッ
プ口縁8aを絶縁性接着剤10により該封止部1bに接
着して該チップ5を封止する該キャップ8とを有する半
導体装置用容器において,該封止部1bに,該キャップ
口縁8aに設けられた第一の段差8bと嵌合し,かつ該
キャップ8表面の該メタライズ層9と該ステム1とが当
接するように形成された第二の段差1cが設けられ,該
第一及び第二の段差8b,1cの対向する側面を該キャ
ップ8と該ステム1との接着面とすることを特徴として
構成し,及び,第二の構成は,第一の構成の半導体装置
用容器において,該封止部1b及び該キャップ口縁8a
に形成された段差1c,8bのうち該メタライズ層9と
該ステム1とが当接する面をテーパ面12とすることを
特徴として構成する。
In order to solve the above-mentioned problems, the first structure of the present invention is a header in which a semiconductor chip 5 is mounted on the upper surface with reference to FIGS. 1 and 2A, 2B and 2C. A stem 1 made of a first insulator having a portion 1a and a sealing portion 1b surrounding the header portion 1a on the upper surface;
A cap 8 made of a second insulating material having a metallized layer 9 on at least a part of its surface, wherein a cap lip 8a is adhered to the sealing portion 1b with an insulating adhesive 10. In a container for a semiconductor device having the cap 8 for sealing the chip 5, the sealing portion 1b is fitted with the first step 8b provided on the cap rim 8a, and the surface of the cap 8 is A second step 1c is formed so that the metallized layer 9 and the stem 1 are in contact with each other, and the side surfaces of the first and second steps 8b and 1c facing each other are provided with the cap 8 and the stem 1. The second configuration is the same as that of the semiconductor device container of the first configuration, in which the sealing portion 1b and the cap lip 8a are formed.
Of the steps 1c and 8b formed in the above, the surface where the metallized layer 9 and the stem 1 abut is a tapered surface 12.

【0020】[0020]

【作用】本発明の構成では,図1,及び図2(a)を参
照して,キャップとステムとの接着は,キャップ及びス
テムに設けられた段差を嵌合せしめ,その対向する段差
側面に接着剤を介在させてなされる。
In the structure of the present invention, referring to FIG. 1 and FIG. 2A, the cap and the stem are adhered to each other by fitting the step provided on the cap and the stem to the side surface of the opposing step. It is made with an adhesive.

【0021】即ち,キャップ口縁8aに,その下端面外
周を削除した形状の段差8bを形成する。一方,ステム
1封止部1bに,その上端面内周を削除した形状の段差
1cを形成する。本発明では,これらキャップ口縁8a
及びステム1封止部1bに形成された段差8b,1cを
異なる高さに形成することを特徴とする。
That is, a step 8b having a shape in which the outer periphery of the lower end surface is removed is formed on the cap lip 8a. On the other hand, in the stem 1 sealing portion 1b, a step 1c having a shape in which the inner circumference of the upper end surface is removed is formed. In the present invention, these cap lip 8a
Also, the steps 8b and 1c formed in the stem 1 sealing portion 1b are formed at different heights.

【0022】このキャップ口縁8a及びステム1封止部
1bに形成された段差8b,1cは互いに高さが異なる
ため,例えば図2(a)に示すようにキャップ8の段差
8bがステム1の段差1cより小さい場合,キャップ8
の段差面とステム1の段差先端面とが当接し,一方キャ
ップ8の段差先端面とステム1の段差面との間にクリア
ランス分の間隙を生ずる。
Since the heights of the steps 8b and 1c formed on the cap lip 8a and the stem 1 sealing portion 1b are different from each other, the step 8b of the cap 8 is formed on the stem 1 as shown in FIG. If smaller than step 1c, cap 8
And the step end surface of the stem 1 come into contact with each other, and a clearance gap is created between the step end surface of the cap 8 and the step surface of the stem 1.

【0023】また,キャップ8とステム1との段差8
b,1cの対向する側面は,接着に必要な間隙を保持し
て対向する。本発明の構成では,キャップ8とステム1
の接着は,この対向する段差側面間の間隙に接着剤10
を充填し,固化することによりなされる。なお,上記段
差側面間での接着に代えて,又は同時に,キャップ8の
段差先端面とステム1の段差面との間の間隙を接着剤で
固化し,接着することもできる。
The step 8 between the cap 8 and the stem 1
The opposite side surfaces of b and 1c are opposed to each other with a gap required for bonding being maintained. In the configuration of the present invention, the cap 8 and the stem 1
Adhesion of the adhesive 10
It is made by filling and solidifying. Incidentally, instead of or at the same time as the adhesion between the step side surfaces, the gap between the step end surface of the cap 8 and the step surface of the stem 1 may be solidified with an adhesive agent for adhesion.

【0024】本発明の上記構成において,キャップ8の
段差面とステム1の段差先端面とは当接する。即ち,キ
ャップ8外面に形成されたメタライズ層9は,その間に
接着剤が介在することなく,ステム1表面に形成された
導電パターン6に当接する。従って,メタライズ層9と
ステム1上の導電パターン6とは直接接触するから電気
的接続が容易に確保される。このため,キャップ8のメ
タライズ層6の接地が確実になされ,良好な静電シール
ドが実現される。
In the above structure of the present invention, the stepped surface of the cap 8 and the stepped tip surface of the stem 1 are in contact with each other. That is, the metallized layer 9 formed on the outer surface of the cap 8 contacts the conductive pattern 6 formed on the surface of the stem 1 without an adhesive agent interposed therebetween. Therefore, since the metallized layer 9 and the conductive pattern 6 on the stem 1 are in direct contact with each other, electrical connection is easily ensured. Therefore, the metallized layer 6 of the cap 8 is reliably grounded, and a good electrostatic shield is realized.

【0025】上記説明は,キャップ8の段差8bがステ
ム1の段差1cより小さい場合についてであるが,逆
に,キャップ8の段差8bがステム1の段差1cより大
きい場合は,容器の内部側に位置するキャップ8の段差
先端面とステム1の段差面とが当接し,一方容器の外側
に位置するキャップ8の段差面とステム1の段差先端面
との間にクリアランス分の間隙を生ずる。
The above description is for the case where the step 8b of the cap 8 is smaller than the step 1c of the stem 1, but conversely, when the step 8b of the cap 8 is larger than the step 1c of the stem 1, the inner side of the container is The stepped end surface of the cap 8 and the stepped surface of the stem 1 are in contact with each other, and a gap corresponding to the clearance is formed between the stepped surface of the cap 8 located outside the container and the stepped end surface of the stem 1.

【0026】従って,容器の内面,即ちキャップ8内面
にメタライズ層を形成した場合に,先に説明したと同様
の効果を奏する。本発明の構成において,キャップ口縁
8a及びステム1封止部1bに形成された段差8b,1
cの高さが異なれば,キャッブ8とステム1の段差の位
置を内外入替えることもできる。例えば,図2(d)を
参照して,キャップ口縁8aの容器内側,及びステム1
封止部の容器外側を削除した形状の段差8b,1cを形
成する。ここで,キャップ8の段差8bをステム1の段
差1cより高くすることにより,キャッブ8外表面に形
成されたメタライズ層9とステム1表面に形成された導
電パターン6とを当接させ,電気的接続を確実にするこ
とができる。
Therefore, when the metallized layer is formed on the inner surface of the container, that is, the inner surface of the cap 8, the same effect as described above is obtained. In the configuration of the present invention, the steps 8b, 1 formed on the cap lip 8a and the stem 1 sealing portion 1b
If the height of c is different, the position of the step between the cab 8 and the stem 1 can be interchanged inside and outside. For example, referring to FIG. 2D, the inside of the container of the cap lip 8a and the stem 1
Steps 8b and 1c having a shape in which the outside of the container of the sealing portion is removed are formed. Here, by making the step 8b of the cap 8 higher than the step 1c of the stem 1, the metallized layer 9 formed on the outer surface of the cab 8 and the conductive pattern 6 formed on the surface of the stem 1 are brought into contact with each other to electrically The connection can be secured.

【0027】また,容器内面にメタライズ層が形成され
る場合は,キャップ8とステム1の段差の高さを逆にす
ることで,電気的接続をとることができる。なお,記述
の構成において,図2(b),(d)に示すように,メ
タライズ層9及び導電パターン6を,キャップ8とステ
ム1の当接面に延在させることができる。このとき,メ
タライズ層9と導電パターン6とは広い面で接続される
ため,より確実な接続がなされるという効果を奏する。
When a metallized layer is formed on the inner surface of the container, the height of the step between the cap 8 and the stem 1 can be reversed to establish electrical connection. In the described structure, the metallized layer 9 and the conductive pattern 6 can be extended to the contact surface between the cap 8 and the stem 1, as shown in FIGS. At this time, since the metallized layer 9 and the conductive pattern 6 are connected to each other over a wide surface, there is an effect that more reliable connection is achieved.

【0028】本発明の第二の構成は,図2(d)を参照
して,第一の構成においてキャッブ8とステム1とが当
接する面をテーバ面としたものである。当接面をテーバ
とすることで接触を確実にすることができる。また,接
触面積が大になるからさらに接続の確実性が担保され
る。
In the second structure of the present invention, referring to FIG. 2 (d), the surface where the cab 8 and the stem 1 contact in the first structure is a taper surface. By using the contact surface as a taper, contact can be ensured. Further, the contact area is large, so that the reliability of the connection is further ensured.

【0029】[0029]

【実施例】本発明をHEMTの容器に適用した実施例を
参照して説明する。図1を参照して,ステム1は,断面
凹字型のセラミックス板からなり,その上面凹部をヘッ
ダー部1aとしてHEMTチップ5が搭載される。ステ
ム1下面に,左右にソース引出し線4が,紙面に対して
前後にそれぞれ図外のゲート引出し線及びドレイン引出
し線3が設けられる。これらの引出し線は,ステム1の
側面及び上面に形成された導電パターン6を通して,チ
ップ5とボンデングワイヤ7により接続される。
EXAMPLE The present invention will be described with reference to an example in which it is applied to a HEMT container. Referring to FIG. 1, the stem 1 is made of a ceramic plate having a concave cross section, and the HEMT chip 5 is mounted with the concave portion on the upper surface as a header portion 1a. On the lower surface of the stem 1, source lead lines 4 are provided on the left and right sides, and a gate lead line and a drain lead line 3 (not shown) are provided on the front and back sides of the drawing. These lead lines are connected to the chip 5 and the bonding wire 7 through the conductive patterns 6 formed on the side surface and the upper surface of the stem 1.

【0030】キャップ8は,例えば円筒カップ型又は箱
型の樹脂製の蓋であり,外表面にメタライズ層9が形成
されている。また,キャップ口縁8aには段差8bが形
成され,ステム1上面周辺の封止部1bに形成された段
差1cと嵌合し,樹脂用接着剤で接着されて,チップ5
を封止する。
The cap 8 is, for example, a cylindrical cup-shaped or box-shaped resin lid, and has a metallized layer 9 formed on its outer surface. Further, a step 8b is formed on the cap rim 8a, is fitted with the step 1c formed on the sealing portion 1b around the upper surface of the stem 1, and is bonded with a resin adhesive to form the chip 5
Is sealed.

【0031】ソース引出し線4に接続される導電パター
ン6は,チップ上のソース電極に接続される他,封止用
のキャップ8表面のメタライズ層9に封止部を通して接
続される。以下,その接続部分の詳細を説明する。
The conductive pattern 6 connected to the source lead-out line 4 is connected to the source electrode on the chip and also connected to the metallized layer 9 on the surface of the cap 8 for sealing through the sealing portion. The details of the connecting portion will be described below.

【0032】図2(a)は,本発明の第一実施例であ
り,図1の封止部1b近傍を拡大した断面を表してい
る。図1(a)を参照して,外面にメタライズ層9が形
成されたキャップ8の口縁下端に,その外周を切欠いた
形状の段差8bが形成される。一方,ステム1外周に沿
って設けられた封止部1bの内周に,キャップ8の段差
8bよりも大きな段差1cが設けられる。このステム1
の段差1cとキャップ8の段差8bとは嵌合し,キャッ
プ外周とステム1の段差1c上端面とが互いに当接す
る。
FIG. 2A shows a first embodiment of the present invention and shows an enlarged cross section of the vicinity of the sealing portion 1b of FIG. Referring to FIG. 1A, a step 8b having a notched outer periphery is formed at the lower edge of the rim of the cap 8 having the metallized layer 9 formed on the outer surface. On the other hand, a step 1c larger than the step 8b of the cap 8 is provided on the inner circumference of the sealing portion 1b provided along the outer circumference of the stem 1. This stem 1
The step 1c and the step 8b of the cap 8 are fitted to each other, and the outer circumference of the cap and the upper end surface of the step 1c of the stem 1 contact each other.

【0033】ソース引出し線4に接続する導電パターン
6は,ステム1の外周面,段差1cの上端面及び内側側
面,及び段差1cの段差面(図2(a)ではヘッダー部
と同一平面に描かれている。)上に延在して形成され
る。従って,キャップ8外周に形成されたメタライズ層
9は,段差1cの上端面に当接し,電気的に接続され
る。
The conductive pattern 6 connected to the source lead wire 4 is drawn on the outer peripheral surface of the stem 1, the upper end surface and the inner side surface of the step 1c, and the step surface of the step 1c (in FIG. 2 (a), on the same plane as the header portion). It is formed by extending above. Therefore, the metallized layer 9 formed on the outer periphery of the cap 8 contacts the upper end surface of the step 1c and is electrically connected.

【0034】キャップ8とステム1の接着は,段差8
b,1cの対向する側面でなされる。先ず,接着面とな
る面に導電パターン6が形成されている場合は,導電パ
ターン6を覆いアルミナコートを形成する。これは,接
着剤との接合を強化するために行われる。次いで,段差
側面に樹脂系接着剤10を塗布し,キャップ8とステム
1とを嵌合する。このとき,余分な接着剤は,キャップ
8の段差8b先端面とステム1の段差面とに形成された
隙間に流れ込む。従って,余分な接着剤は容器の内部に
はみ出し,外周部のキャップ8とステム1の当接する端
面には流入しないから,当接面の密着性が害されること
はなく,キャップ外面のメタライズ層のソース電極への
電気的接続が確実になされる。なお,電気的接続を完全
にするためにメタライズ層9と導電パターン6が接触す
るコーナに導電体,例えば導電塗料を塗布することも容
易にできる。
The step 8 is adhered to the cap 8 and the stem 1.
b, 1c on opposite sides. First, when the conductive pattern 6 is formed on the surface to be the adhesive surface, an alumina coat is formed to cover the conductive pattern 6. This is done to enhance the bond with the adhesive. Next, the resin adhesive 10 is applied to the side surface of the step, and the cap 8 and the stem 1 are fitted together. At this time, the excess adhesive flows into the gap formed between the tip surface of the step 8b of the cap 8 and the step surface of the stem 1. Therefore, the excess adhesive does not flow into the inside of the container and does not flow into the end surface where the cap 8 and the stem 1 in the outer peripheral portion contact, so that the adhesion of the contact surface is not impaired, and the metallization layer on the outer surface of the cap does not deteriorate. The electrical connection to the source electrode is ensured. It is also possible to easily apply a conductor, for example, a conductive paint, to a corner where the metallized layer 9 and the conductive pattern 6 are in contact with each other in order to complete electrical connection.

【0035】本発明の第二実施例は,図2(b)を参照
して,第一実施例のメタライズ層9をキャップ8の段差
面にまで延在したものである。この実施例では,平面に
よりステム1表面の導電パターン6と接触するから,よ
り確実な電気的接続が可能となる。
In the second embodiment of the present invention, referring to FIG. 2B, the metallized layer 9 of the first embodiment is extended to the step surface of the cap 8. In this embodiment, since the flat surface contacts the conductive pattern 6 on the surface of the stem 1, more reliable electrical connection is possible.

【0036】本発明の第三実施例は,図2(c)を参照
して,第一実施例において段差1cの内側角をテーパ面
にしたものである。キャップ8とステム1とは,このテ
ーパ面で当接する。かかるテーパはキャップ8とステム
1の位置関係を精密に保持することができるので,接着
が確実になる。また接触面積が大きく良好な接続とする
ことができる。
In the third embodiment of the present invention, referring to FIG. 2 (c), the inner corner of the step 1c is tapered in the first embodiment. The cap 8 and the stem 1 abut on this tapered surface. Since such a taper can maintain the positional relationship between the cap 8 and the stem 1 with precision, the adhesion is ensured. In addition, the contact area is large and good connection can be achieved.

【0037】本発明の第四実施例は,図2(d)を参照
して,キャップ8の内側を切り欠いた形状の段差8b
と,ステム1の外周を切り欠いた形状の段差1cとを嵌
合し,接着するものである。
In the fourth embodiment of the present invention, referring to FIG. 2D, a step 8b having a shape in which the inside of the cap 8 is cut out is formed.
And the step 1c having a shape in which the outer periphery of the stem 1 is cut out are fitted and adhered.

【0038】本実施例例では,キャップ8の段差8bが
ステム1の段差1cよりも大きいため,キャップ8の外
周下端面がステム1周辺上端に形成された段差面に当接
する。従って,キャップ8外周から段差8b先端面上延
在して形成されたメタライズ層9は,ステム1の段差面
上に形成された導電パターン6に当接し,電気的に接続
される。
In this embodiment, since the step 8b of the cap 8 is larger than the step 1c of the stem 1, the outer peripheral lower end surface of the cap 8 contacts the step surface formed on the upper end of the periphery of the stem 1. Therefore, the metallized layer 9 formed so as to extend from the outer periphery of the cap 8 onto the tip surface of the step 8b contacts the electrically conductive pattern 6 formed on the step surface of the stem 1 and is electrically connected thereto.

【0039】本実施例は,アルミナコート6及び接着面
が外部から容易に観察できるため,製作が容易である。
In the present embodiment, the alumina coat 6 and the adhesive surface can be easily observed from the outside, so that the manufacture is easy.

【0040】[0040]

【発明の効果】本発明によれば,キャップ表面のメタラ
イズ層を接着層を介在させることなく直接ステム表面に
当接できるので,キャップ表面のメタライズ層の接地を
容易にとることができる半導体装置用容器を提供できる
ので,半導体装置の性能向上に寄与するところが大き
い。
According to the present invention, the metallized layer on the cap surface can be directly contacted with the stem surface without the interposition of the adhesive layer. Therefore, the metallized layer on the cap surface can be easily grounded. Since the container can be provided, it greatly contributes to the performance improvement of the semiconductor device.

【図面の簡単な説明】[Brief description of drawings]

【図1】 本発明の実施例断面図FIG. 1 is a sectional view of an embodiment of the present invention.

【図2】 本発明の実施例一部拡大断面図FIG. 2 is a partially enlarged sectional view of an embodiment of the present invention.

【図3】 従来例ステム平面図FIG. 3 is a plan view of a conventional stem

【図4】 従来例ステムAA’断面図FIG. 4 is a sectional view of a conventional stem AA ′.

【図5】 従来例容器断面図FIG. 5 is a sectional view of a conventional container

【符号の説明】[Explanation of symbols]

1 ステム 1a ヘッダー部 1b 封止部 1c 段差 2 ゲート引出し線 3 ドレイン引出し線 4 ソース引出し線 6 導電パターン 7 ボンデングワイヤ 8 キャップ 9 メタライズ層 10 接着剤 11 アルミナコート 12 テーパ面 1 Stem 1a Header part 1b Sealing part 1c Step 2 Gate leader line 3 Drain leader line 4 Source leader line 6 Conductive pattern 7 Bonding wire 8 Cap 9 Metallized layer 10 Adhesive agent 11 Alumina coat 12 Tapered surface

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 上面に半導体チップ(5)を搭載するヘ
ッダー部(1a)が設けられ,該上面に該ヘッダー部
(1a)を囲む封止部(1b)が設けられた第一の絶縁
体からなるステム(1)と,少なくとも表面の一部にメ
タライズ層(9)が設けられた第二の絶縁体からなる蓋
状のキャップ(8)であって,キャップ口縁(8a)を
絶縁性接着剤(10)により該封止部(1b)に接着し
て該チップ(5)を封止する該キャップ(8)とを有す
る半導体装置用容器において, 該封止部(1b)に,該キャップ口縁(8a)に設けら
れた第一の段差(8b)と嵌合し,かつ該キャップ
(8)表面の該メタライズ層(9)と該ステム(1)と
が当接するように形成された第二の段差(1c)が設け
られ, 該第一及び第二の段差(8b,1c)の対向する側面を
該キャップ8と該ステム1との接着面とすることを特徴
とする半導体装置用容器。
1. A first insulator having a header portion (1a) for mounting a semiconductor chip (5) on an upper surface and a sealing portion (1b) surrounding the header portion (1a) on the upper surface. A lid-shaped cap (8) comprising a stem (1) made of a metal and a second insulator having a metallized layer (9) provided on at least a part of its surface, and insulating the cap rim (8a). In a container for a semiconductor device having the cap (8) that adheres to the sealing portion (1b) with an adhesive (10) to seal the chip (5), the sealing portion (1b) is It is formed so as to fit with the first step (8b) provided on the cap rim (8a), and so that the metallized layer (9) on the surface of the cap (8) and the stem (1) come into contact with each other. A second step (1c) is provided, and a pair of the first and second steps (8b, 1c) is provided. Container for semiconductor devices, wherein a side of the bonding surface between the cap 8 and the stem 1.
【請求項2】 請求項1記載の半導体装置用容器におい
て, 該封止部(1b)及び該キャップ口縁(8a)に形成さ
れた段差(1c,8b)のうち該メタライズ層(9)と
該ステム(1)とが当接する面をテーパ面(12)とす
ることを特徴とする半導体装置用容器。
2. The container for a semiconductor device according to claim 1, wherein the metallization layer (9) among the steps (1c, 8b) formed in the sealing portion (1b) and the cap rim (8a). A container for a semiconductor device, characterized in that a surface in contact with the stem (1) is a tapered surface (12).
JP5149647A 1993-06-22 1993-06-22 Vessel for semiconductor device Withdrawn JPH0714936A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP5149647A JPH0714936A (en) 1993-06-22 1993-06-22 Vessel for semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP5149647A JPH0714936A (en) 1993-06-22 1993-06-22 Vessel for semiconductor device

Publications (1)

Publication Number Publication Date
JPH0714936A true JPH0714936A (en) 1995-01-17

Family

ID=15479802

Family Applications (1)

Application Number Title Priority Date Filing Date
JP5149647A Withdrawn JPH0714936A (en) 1993-06-22 1993-06-22 Vessel for semiconductor device

Country Status (1)

Country Link
JP (1) JPH0714936A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002334944A (en) * 2001-05-08 2002-11-22 Nec Corp Hollow structure package
KR100411206B1 (en) * 2001-02-19 2003-12-18 삼성전자주식회사 Semiconductor package
JP2017059814A (en) * 2015-09-16 2017-03-23 京セラ株式会社 Electronic component storage package and electronic apparatus

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100411206B1 (en) * 2001-02-19 2003-12-18 삼성전자주식회사 Semiconductor package
JP2002334944A (en) * 2001-05-08 2002-11-22 Nec Corp Hollow structure package
JP2017059814A (en) * 2015-09-16 2017-03-23 京セラ株式会社 Electronic component storage package and electronic apparatus

Similar Documents

Publication Publication Date Title
US6700189B2 (en) Resin sealed semiconductor device
US5939817A (en) Surface acoustic wave device
JPH09260550A (en) Semiconductor device
JPH02303037A (en) Semiconductor device
JPH08288776A (en) Plastic-sealed saw device and method
JP2001230347A (en) Semiconductor device and method of manufacturing the same
JP2004135193A (en) Surface mounting saw device and its manufacturing method
JPH0319703B2 (en)
JPH0714936A (en) Vessel for semiconductor device
US4527010A (en) Electronic part mounting construction and method for manufacturing the same
JP2001053180A (en) Method for manufacturing semiconductor device
JP2001035961A (en) Semiconductor and manufacture thereof
JP2000058692A (en) Package for electronic components
JPH0783070B2 (en) Semiconductor device
JP3670863B2 (en) Semiconductor device
JPH10303690A (en) Surface acoustic wave device and its manufacture
JP3269235B2 (en) Electronic components
JP3209119B2 (en) Pressure sensor
JP3274661B2 (en) Semiconductor device
JP2762974B2 (en) Semiconductor container
JPH0352149Y2 (en)
JPS5930538Y2 (en) semiconductor equipment
JP2726555B2 (en) Resin-sealed semiconductor device
JPS6236299Y2 (en)
JP2726863B2 (en) Semiconductor device package

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20000905