JPH07122866B2 - 並列データ処理システム - Google Patents

並列データ処理システム

Info

Publication number
JPH07122866B2
JPH07122866B2 JP3-508269A JP50826991A JPH07122866B2 JP H07122866 B2 JPH07122866 B2 JP H07122866B2 JP 50826991 A JP50826991 A JP 50826991A JP H07122866 B2 JPH07122866 B2 JP H07122866B2
Authority
JP
Japan
Prior art keywords
parallel
parallel data
processing
data processing
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP3-508269A
Other languages
English (en)
Japanese (ja)
Other versions
JPH07122866B1 (enExample
JPWO1991017507A1 (ja
Inventor
隆志 菅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP3-508269A priority Critical patent/JPH07122866B2/ja
Publication of JPWO1991017507A1 publication Critical patent/JPWO1991017507A1/ja
Publication of JPH07122866B1 publication Critical patent/JPH07122866B1/ja
Publication of JPH07122866B2 publication Critical patent/JPH07122866B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Image Processing (AREA)
  • Multi Processors (AREA)
JP3-508269A 1990-05-07 1991-05-07 並列データ処理システム Expired - Lifetime JPH07122866B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP3-508269A JPH07122866B2 (ja) 1990-05-07 1991-05-07 並列データ処理システム

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP11726290 1990-05-07
JP2-117262 1990-05-07
JP3-508269A JPH07122866B2 (ja) 1990-05-07 1991-05-07 並列データ処理システム

Publications (3)

Publication Number Publication Date
JPWO1991017507A1 JPWO1991017507A1 (ja) 1992-05-07
JPH07122866B1 JPH07122866B1 (enExample) 1995-12-25
JPH07122866B2 true JPH07122866B2 (ja) 1995-12-25

Family

ID=26455407

Family Applications (1)

Application Number Title Priority Date Filing Date
JP3-508269A Expired - Lifetime JPH07122866B2 (ja) 1990-05-07 1991-05-07 並列データ処理システム

Country Status (1)

Country Link
JP (1) JPH07122866B2 (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BR9915363B1 (pt) * 1998-11-16 2012-12-25 sistema de processamento hierÁrquico distribuÍdo com base em eventos, mÉtodo de processamento num sistema de processamento hierÁrquico distribuÍdo com base em eventos, e, sistema de comunicaÇço.
EP2132645B1 (en) * 2007-03-06 2011-05-04 NEC Corporation A data transfer network and control apparatus for a system with an array of processing elements each either self- or common controlled

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BG35575A1 (en) * 1982-04-26 1984-05-15 Kasabov Multimicroprocessor system
JPS5916071A (ja) * 1982-07-19 1984-01-27 Toshiba Corp 並列処理システム

Also Published As

Publication number Publication date
JPH07122866B1 (enExample) 1995-12-25

Similar Documents

Publication Publication Date Title
WO1991017507A1 (fr) Systeme processeur de donnees en parallele
US5752068A (en) Mesh parallel computer architecture apparatus and associated methods
Roosta Parallel processing and parallel algorithms: theory and computation
Bove et al. Cheops: A reconfigurable data-flow system for video processing
KR20000062253A (ko) 비디오 프레임 렌더링 엔진
JPS62221063A (ja) アレイ・プロセツサ
KR20010031192A (ko) 기계시각시스템에서의 영상데이터와 같은 논리적으로인접한 데이터샘플들을 위한 데이터처리시스템
Jahnke et al. A SIMD/dataflow architecture for a neurocomputer for spike-processing neural networks (NESPINN)
Morgan et al. The RAP: a ring array processor for layered network calculations
Siegel et al. PASM: A reconfigurable parallel system for image processing
JPH07122866B2 (ja) 並列データ処理システム
Broggi et al. Design and implementation of the PAPRICA parallel architecture
JPWO1991017507A1 (ja) 並列データ処理システム
Serebrin et al. A stream processor development platform
Gunzinger et al. Achieving super computer performance with a DSP array processor
Gannon et al. Parallel architectures for iterative methods on adaptive, block structured grids
Raja et al. An SIMD multiple DSP microprocessor system for image processing
Fiske et al. The reconfigurable arithmetic processor
Bolotski et al. Silt: A distributed bit-parallel architecture for early vision
Reeves Meshes and Hypercubes for Computer
Abuhamdeh The GAM II pyramid
Wong et al. A microprocessor-based office image processing system
Kruse et al. Parallelism in PICAP
Weems Jr Real-time considerations in the design of the image understanding architecture
IBBETT MASSIVELY PARALLEL COMPUTERS