JPH07115280A - Multilayer printed wiring board and its manufacture - Google Patents
Multilayer printed wiring board and its manufactureInfo
- Publication number
- JPH07115280A JPH07115280A JP26218493A JP26218493A JPH07115280A JP H07115280 A JPH07115280 A JP H07115280A JP 26218493 A JP26218493 A JP 26218493A JP 26218493 A JP26218493 A JP 26218493A JP H07115280 A JPH07115280 A JP H07115280A
- Authority
- JP
- Japan
- Prior art keywords
- printed wiring
- wiring board
- substrate material
- multilayer printed
- metal foil
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
- H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
- H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
- H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
Landscapes
- Production Of Multi-Layered Print Wiring Board (AREA)
- Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
- Manufacturing Of Printed Wiring (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、基板材料の内外層の導
体回路パターンには金属箔を使用し、電子機器に用いら
れる多層プリント配線板及びその製造方法に関するもの
である。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board used in electronic equipment, in which a metal foil is used as a conductor circuit pattern of inner and outer layers of a substrate material, and a manufacturing method thereof.
【0002】[0002]
【従来の技術】近年、電子機器の軽薄短小化が進み、そ
れに伴ってプリント配線板にも高速・高密度の部品実装
が要求されるようになり、部品実装もリード付き部品の
挿入からチップ部品の表面実装に急速に移行しつつあ
る。従来のプリント配線板において層間の電気接続はス
ルーホールメッキによる方法が一般的である。2. Description of the Related Art In recent years, electronic devices have become lighter, thinner, shorter, and smaller, and accordingly, high-speed and high-density component mounting has been required for printed wiring boards. Is rapidly moving to surface mounting. In the conventional printed wiring board, the method for electrical connection between layers is generally through-hole plating.
【0003】従来のプリント配線板の製造方法につい
て、4層プリント配線板を例として説明する。A conventional method for manufacturing a printed wiring board will be described by taking a four-layer printed wiring board as an example.
【0004】図3(a)〜(e)は従来の多層プリント
配線板の工程断面図を示すものであり、4層プリント配
線板を例としている。まず、銅箔を両面に接着したガラ
ス布基板材料エポキシ樹脂銅張積層板の絶縁基板の表面
の銅箔を選択的にエッチングして内層導体回路パターン
31を形成する。これにより両面プリント配線板34が
作製される。次に内層銅箔の表面処理を行い、最外層用
銅箔32と絶縁基板33の間に挟み込み、加熱加圧によ
り接着させ図3(b)に示すような形に積層する。次に
図3(c)に示すように、ドリル穴加工を行いスルーホ
ール35を設け、銅箔表面の整面及び穴内壁の洗浄を行
い、次いで図3(d)に示すように銅メッキ法によりス
ルーホール45内に電極層36を設ける。このようにし
て層間の電気的接続を図る。次に図3(e)に示すよう
にスルーホールに穴埋めを施し、最外層銅箔を選択的に
メッキ、エッチングして最外層導体回路パターン37を
形成する。そして、ソルダーレジスト・シンボル印刷を
行い、外形加工・フラックス塗布を行い4層プリント配
線板が得られる。その後、リード付き部品、チップ部品
を実装しはんだ付けを行い、フラックスを洗浄して製品
内部に組込まれるのである。FIGS. 3 (a) to 3 (e) are process sectional views of a conventional multilayer printed wiring board, and a four-layer printed wiring board is taken as an example. First, the inner layer conductor circuit pattern 31 is formed by selectively etching the copper foil on the surface of the insulating substrate of the glass cloth substrate material epoxy resin copper clad laminate having the copper foil adhered to both sides. As a result, the double-sided printed wiring board 34 is manufactured. Next, the inner layer copper foil is subjected to a surface treatment, sandwiched between the outermost layer copper foil 32 and the insulating substrate 33, adhered by heating and pressing, and laminated in a shape as shown in FIG. 3B. Next, as shown in FIG. 3 (c), a drill hole is drilled to form a through hole 35, the surface of the copper foil is leveled and the inner wall of the hole is cleaned, and then a copper plating method is performed as shown in FIG. 3 (d). Thus, the electrode layer 36 is provided in the through hole 45. In this way, electrical connection between layers is achieved. Next, as shown in FIG. 3E, the through holes are filled up, and the outermost layer copper foil is selectively plated and etched to form the outermost layer conductor circuit pattern 37. Then, the solder resist / symbol printing is performed, the outer shape is processed, and the flux is applied to obtain a four-layer printed wiring board. After that, the leaded component and the chip component are mounted and soldered, and the flux is cleaned and incorporated into the product.
【0005】[0005]
【発明が解決しようとする課題】しかしながら上記の従
来の構成では、次のような課題を有していた。従来の構
成においては、図3(e)に示すように基板表面におい
て基板材料面と導体回路パターン形成後のパターン面
で、基板材料と銅箔、並びに銅箔の表面に形成した銅メ
ッキ部分とで段差ができるため、高密度実装化が要求さ
れる現在において次の課題が挙げられる。第一にソルダ
ーレジスト印刷工程においては基板材料の表面と導体回
路パターンの金属箔表面の段差部分にソルダーレジスト
が印刷されにくく、耐熱性、耐薬品性、絶縁性等が劣化
する恐れがあること、第二にチップ部品を表面実装する
際に段差部分のために部品が傾き、はんだ付け不良を起
こす恐れがあること、第三にフラックス洗浄工程におい
て洗浄後に基板材料の表面と導体回路パターンの金属箔
表面の段差部分にフラックス及びフラックスのはんだ付
け時の熱分解生成物が残り、絶縁劣化、腐食、断線等が
発生する恐れがあることが課題として挙げられる。However, the above conventional configuration has the following problems. In the conventional configuration, as shown in FIG. 3 (e), the substrate material surface and the pattern surface after the formation of the conductor circuit pattern on the substrate surface, the substrate material, the copper foil, and the copper-plated portion formed on the surface of the copper foil. Since a step can be formed at, there are the following problems at present when high-density mounting is required. First, in the solder resist printing step, the solder resist is hard to be printed on the step portion between the surface of the substrate material and the metal foil surface of the conductor circuit pattern, and heat resistance, chemical resistance, and insulation may deteriorate. Secondly, there is a risk that the parts will tilt due to the stepped portion when the chip parts are surface-mounted, resulting in defective soldering. Third, the metal foil on the surface of the board material and the conductor circuit pattern after cleaning in the flux cleaning process. The problem is that flux and thermal decomposition products at the time of soldering the flux may remain on the stepped portion of the surface, causing insulation deterioration, corrosion, disconnection, and the like.
【0006】[0006]
【課題を解決するための手段】本発明は上記の課題を解
消するためのものである。手段としては被圧縮性を有す
る有機質複合基板材料に離型性保護フィルムを加熱加圧
により接着させ、前記離型性保護フィルムを備えた前記
有機質複合基板材料に貫通孔を設け、前記貫通孔に層間
の電気的接続を図るための導電性ペーストを充填した
後、前記有機質複合基板材料から前記離型性保護フィル
ムを剥離した中間接続体と、その表面に金属箔を張り合
わせ加熱加圧により接着させ、導体回路パターンを形成
する工程を有する両面プリント配線板を層数に応じて前
記両面プリント配線板の間に別途作製した中間接続体が
位置するようにそれぞれを交互に配し、加熱加圧により
圧縮し、その最外層の導体回路パターンの金属箔をその
厚み分だけ有機質複合基板材料に埋め込み、最外層にお
いて基板材料の表面と導体回路パターンの金属箔表面を
段差のない平滑な面にすることにより課題の解決を図
る。The present invention is to solve the above problems. As a means, a releasable protective film is adhered to the organic composite substrate material having compressibility by heating and pressurizing, a through hole is provided in the organic composite substrate material provided with the releasable protective film, and the through hole is provided. After filling the conductive paste for electrical connection between the layers, the intermediate connecting body from which the releasable protective film is peeled from the organic composite substrate material, and a metal foil is stuck to the surface thereof and bonded by heating and pressing. , A double-sided printed wiring board having a step of forming a conductor circuit pattern is alternately arranged so that a separately prepared intermediate connector is located between the double-sided printed wiring boards according to the number of layers, and compressed by heating and pressing. , The metal foil of the conductor circuit pattern of the outermost layer is embedded in the organic composite substrate material by the thickness thereof, and the surface of the substrate material and the metal of the conductor circuit pattern are formed in the outermost layer. Attempt to resolve the problem by making the surface smooth surface without steps.
【0007】[0007]
【作用】本発明の多層プリント配線板は、基板材料に被
圧縮性を有する有機質複合基板材料を用い、熱プレスに
よる加熱加圧によりその最外層の導体回路パターンの金
属箔をその厚み分だけ有機質複合基板材料に埋め込むこ
とにより、最外層の基板材料の表面と導体回路パターン
の金属箔表面を段差のない平滑な面にし、従来の多層プ
リント配線板の最外層の導体回路パターンと基板材料の
段差部分のソルダーレジストの印刷性、フラックス等の
洗浄性及びチップ部品の実装性の向上を可能にするもの
である。In the multilayer printed wiring board of the present invention, an organic composite substrate material having a compressibility is used as the substrate material, and the outermost layer of the metal foil of the conductor circuit pattern is made of an organic material by an amount corresponding to the thickness of the organic foil by applying heat and pressure by a hot press. By embedding in the composite board material, the surface of the board material of the outermost layer and the metal foil surface of the conductor circuit pattern have a smooth surface with no step, and the step between the conductor circuit pattern and the board material of the outermost layer of the conventional multilayer printed wiring board is formed. It is possible to improve the printability of the solder resist in the part, the cleaning properties of flux and the like and the mountability of chip parts.
【0008】[0008]
【実施例】以下、本発明の一実施例における多層プリン
ト配線板の製造方法について、4層板を例に図面を参照
しながら説明する。DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A method for manufacturing a multilayer printed wiring board according to an embodiment of the present invention will be described below with reference to the drawings using a four-layer board as an example.
【0009】図1、2は、本発明の一実施例における4
層プリント配線板の製造方法を示す工程断面図であり、
図1(a)〜(h)は第1、及び第2の両面プリント配
線板を形成する工程を、図1(a)〜(e)は中間接続
体を形成する工程を、図2の(a)、(b)は第1の両
面プリント配線板と第2の両面プリント配線板との間に
中間接続体を介在させて積層し多層プリント配線板を形
成する工程を示している。特徴としては熱プレスによる
加熱加圧によりその最外層の導体回路パターンの金属箔
をその厚み分だけ基板材料に埋め込み、最外層の基板材
料の表面と導体回路パターンの金属箔表面を段差のない
平滑な面にすることが挙げられる。FIGS. 1 and 2 show a fourth embodiment of the present invention.
It is a process cross-sectional view showing a method for manufacturing a layer printed wiring board,
1A to 1H show the steps of forming the first and second double-sided printed wiring boards, FIGS. 1A to 1E show the step of forming an intermediate connector, and FIG. (a) and (b) show the steps of forming a multilayer printed wiring board by laminating an intermediate connector between the first double-sided printed wiring board and the second double-sided printed wiring board. The feature is that the metal foil of the conductor circuit pattern of the outermost layer is embedded in the substrate material by the thickness by heating and pressing with a hot press, and the surface of the outermost substrate material and the metal foil surface of the conductor circuit pattern are smooth without any step. It can be mentioned as an aspect.
【0010】有機質複合基板材料としては、芳香族ポリ
アミド繊維に熱硬化性エポキシ樹脂を含浸させた複合基
板材料として厚み150〜220μm、空孔率10〜6
0%のアラミド−エポキシシ−トを用いた。また、有機
質複合基板材料の両面に張り合わせる離型性保護フィル
ムとしては、厚み4〜50μmのポリエチレンテレフタ
レ−トフィルムを用いた。導電性ペーストは金属粒子と
して銀、銅のうち少なくとも1種類を使用し、それらを
無溶剤のエポキシ樹脂、及び硬化剤に分散させたものを
用いた。金属箔は電解銅箔の片面、及び両面を粗化し、
厚みを35μmとしたものを用いた。As the organic composite substrate material, a composite substrate material obtained by impregnating an aromatic polyamide fiber with a thermosetting epoxy resin has a thickness of 150 to 220 μm and a porosity of 10 to 6.
0% aramid-epoxy sheet was used. A polyethylene terephthalate film having a thickness of 4 to 50 μm was used as a releasable protective film laminated on both sides of the organic composite substrate material. As the conductive paste, at least one kind of silver and copper was used as the metal particles, and those dispersed in a solventless epoxy resin and a curing agent were used. Metal foil roughens one side and both sides of electrolytic copper foil,
The one having a thickness of 35 μm was used.
【0011】まず図1(a)に示すように、両面に離型
性保護フィルム11を備えた厚さt1 のアラミド−エポ
キシシ−ト12を準備する。16はアラミド−エポキシ
シート12の内部に存在する空孔である。これを熱プレ
スを用いてプレス温度100〜110℃、圧力20〜3
0kg/cm2で3〜5分間過熱加圧してアラミド−エポキシ
シ−ト12を予備圧縮する。このときアラミド−エポキ
シシート12は図1(b)に示すように圧縮され、厚み
t2 は110〜160μm、空孔率は10〜30%とな
り、空孔16の形状も小さくなる。この予備圧縮の目的
は、空孔率が減少させるともに、空孔16の形状を小さ
くさせること、離型性保護フィルム11とアラミド−エ
ポキシシート12とを密着性させることにより以降の工
程において、アラミド−エポキシシート12と銅箔15
との界面に導電性ペースト14が侵入するのを防止する
こと、導電性ペースト14中のバインダがアラミド−エ
ポキシシート12側へ浸透する量を制御することにあ
る。次に図1(c)に示すようにドリル加工、炭酸ガ
ス、エキシマレーザ加工により直径70〜200μmの
貫通孔13を形成した。この貫通孔13に前記のように
作製した導電性ペ−スト14を充填する。導電性ペース
ト14を充填する方法としては、貫通孔13を形成した
アラミド−エポキシシート12を印刷機のテーブル(図
示せず)の上に設置し、アラミド−エポキシシート12
を裏面から吸引しながら直接、導電性ペースト14を離
型性保護フィルム11の上からスキージを使用して印刷
する。このとき、上面の離型性保護フィルム11は印刷
マスクの役割と、アラミド−エポキシシート12の表面
の汚染防止の役割を果たしている。導電性ペースト14
を印刷した後、離型性保護フィルム11を除去して図1
(e)の中間接続体が製造される。次に前記中間接続体
に銅箔15を内層の導体回路パターンを形成する面には
両面粗化銅箔を、最外層の導体回路パターンを形成する
面には片面粗化銅箔または両面粗化銅箔の粗化面を張り
合わせ図1(f)に示すような形に組み合わせる。これ
を真空熱プレスを用いてプレス温度200〜210℃、
圧力50〜60kg/cm2で60分間加熱加圧して両面粗化
銅箔をアラミド−エポキシシ−ト12に接着させる。こ
の工程において、導電性ペースト14とアラミド−エポ
キシシート12が圧縮されるが、そのときに導電物質間
からバインダ成分が押し出され、導電物質同士及び導電
物質と銅箔間の結合が強固になり層間の電気的接続が安
定なものとなる。また図1(g)に示すように銅箔15
をアラミド−エポキシシート12に接着させた後の厚み
t4 は90〜110μm、空孔率は0〜5%となり、空
孔16の形状もさらに小さくなっている。次に図1
(h)に示すようにエッチングにより導体回路パターン
17を形成する。このようにして第1の両面プリント配
線板は形成される。同様な工程により別の導体回路パタ
ーンを備えた第2の両面プリント配線板を形成する。な
おこれら第1、2の両面プリント配線板はこの状態で両
面プリント配線板として使用できる。First, as shown in FIG. 1 (a), an aramid-epoxy sheet 12 having a thickness t1 and provided with a releasable protective film 11 on both sides is prepared. 16 is a hole existing inside the aramid-epoxy sheet 12. Using a hot press, this is pressed at a temperature of 100 to 110 ° C. and a pressure of 20 to 3
Precompress the aramid-epoxy sheet 12 by hot pressing at 0 kg / cm2 for 3-5 minutes. At this time, the aramid-epoxy sheet 12 is compressed as shown in FIG. 1 (b), the thickness t2 becomes 110 to 160 .mu.m, the porosity becomes 10 to 30%, and the shape of the holes 16 becomes small. The purpose of this precompression is to reduce the porosity, reduce the shape of the pores 16, and to bring the releasable protective film 11 and the aramid-epoxy sheet 12 into close contact with each other. -Epoxy sheet 12 and copper foil 15
It is to prevent the conductive paste 14 from entering the interface with and to control the amount of the binder in the conductive paste 14 permeating to the aramid-epoxy sheet 12 side. Next, as shown in FIG. 1C, a through hole 13 having a diameter of 70 to 200 μm was formed by drilling, carbon dioxide gas, and excimer laser processing. The through-hole 13 is filled with the conductive paste 14 produced as described above. As a method of filling the conductive paste 14, the aramid-epoxy sheet 12 in which the through holes 13 are formed is placed on a table (not shown) of a printing machine, and the aramid-epoxy sheet 12 is placed.
The conductive paste 14 is directly printed on the releasable protective film 11 by using a squeegee while sucking from the back surface. At this time, the releasable protective film 11 on the upper surface plays a role of a printing mask and a role of preventing contamination of the surface of the aramid-epoxy sheet 12. Conductive paste 14
After printing the releasable protective film 11,
The intermediate connector of (e) is manufactured. Next, a copper foil 15 is roughened on both sides of the intermediate connection body on the surface on which the conductor circuit pattern of the inner layer is formed, and on the surface on which the conductor circuit pattern of the outermost layer is formed, is roughened on one side or roughened on both sides. The roughened surfaces of the copper foil are laminated and combined in a shape as shown in FIG. Using a vacuum hot press, this is pressed at a temperature of 200 to 210 ° C.,
The double-sided roughened copper foil is adhered to the aramid-epoxy sheet 12 by applying heat and pressure at a pressure of 50-60 kg / cm 2 for 60 minutes. In this step, the conductive paste 14 and the aramid-epoxy sheet 12 are compressed, but at that time, the binder component is extruded from between the conductive materials, and the conductive materials and the bonding between the conductive material and the copper foil are strengthened and the interlayer is formed. The electrical connection of is stable. Moreover, as shown in FIG.
After being bonded to the aramid-epoxy sheet 12 has a thickness t4 of 90 to 110 .mu.m, a porosity of 0 to 5%, and the shape of the holes 16 is further reduced. Next in FIG.
As shown in (h), the conductor circuit pattern 17 is formed by etching. In this way, the first double-sided printed wiring board is formed. A second double-sided printed wiring board having another conductor circuit pattern is formed by the same process. The first and second double-sided printed wiring boards can be used as double-sided printed wiring boards in this state.
【0012】次に第1及び第2の両面プリント配線板と
を中間接続体を用いて4層板を積層する工程について説
明する。まず図2(a)に示すように、第1の両面プリ
ント配線板21と第2の両面プリント配線板22の内層
導体回路パターン25を形成した面を内側にしてその間
に中間接続体23を挟み込む。次に前記の積層条件と同
一の条件の加熱加圧により図2(b)に示すように、第
1の両面プリント配線板21と中間接続体23と第2の
両面プリント配線板22を接着し積層する。この時、第
1及び第2の両面プリント配線板の導体回路パターンは
中間接続体23の導電性ペーストにより電気的に接続さ
れる。この工程において、その最外層の導体回路パター
ン24の銅箔15をその厚みt3 だけアラミド−エポキ
シシート12に埋め込むことにより、最外層のアラミド
−エポキシシート12の表面と最外層の導体回路パター
ン24の金属箔表面を段差のない平滑な面にし、従来の
多層プリント配線板の最外層の導体回路パターンと基板
材料の段差部分のソルダーレジストの印刷性、フラック
スの洗浄性及びチップ部品の実装性の向上を可能にする
ことができる。Next, the step of laminating the four-layer board with the first and second double-sided printed wiring boards using the intermediate connector will be described. First, as shown in FIG. 2A, the surfaces of the first double-sided printed wiring board 21 and the second double-sided printed wiring board 22 on which the inner layer conductor circuit patterns 25 are formed are set to the inner side, and the intermediate connector 23 is sandwiched therebetween. . Next, as shown in FIG. 2B, the first double-sided printed wiring board 21, the intermediate connector 23, and the second double-sided printed wiring board 22 are bonded by heating and pressing under the same lamination conditions as described above. Stack. At this time, the conductor circuit patterns of the first and second double-sided printed wiring boards are electrically connected by the conductive paste of the intermediate connector 23. In this step, by embedding the copper foil 15 of the outermost conductor circuit pattern 24 in the aramid-epoxy sheet 12 by the thickness t3, the surface of the outermost aramid-epoxy sheet 12 and the outermost conductor circuit pattern 24 are formed. The metal foil surface has a smooth surface with no steps, improving the printability of the solder resist on the outermost conductor circuit pattern of the conventional multilayer printed wiring board and the step portion of the board material, the cleaning performance of the flux and the mountability of chip parts. Can be enabled.
【0013】またさらに積層数の多い多層プリント配線
板を製造するには、必要な枚数の内層、及び最外層の導
体回路パターンを形成した両面プリント配線板と、それ
らの間を相互接続する複数の中間接続体を準備し、それ
ぞれの両面プリント配線板の間に中間接続体を挿入した
後、真空熱プレスにより加熱加圧して一度に積層するこ
とも可能である。また図2(a)、(b)の工程を繰り
返して中間接続体と両面プリント配線板とを1組づつ重
ねて加熱加圧して積層する方法もまた有効であることは
云うまでもない。In order to manufacture a multilayer printed wiring board having a large number of laminated layers, a required number of inner and outermost conductor circuit patterns are formed on a double-sided printed wiring board and a plurality of interconnecting layers are formed. It is also possible to prepare an intermediate connecting body, insert the intermediate connecting body between the respective double-sided printed wiring boards, and then heat and pressurize it with a vacuum heat press to laminate them at once. Needless to say, it is also effective to repeat the steps of FIGS. 2A and 2B to stack the intermediate connector and the double-sided printed wiring board one by one and heat and pressurize them.
【0014】[0014]
【発明の効果】以上のように本発明の多層プリント配線
板は、基板材料に被圧縮性を有する有機質複合基板材料
を用い、熱プレスによる加熱加圧によりその最外層の導
体回路パターンの金属箔をその厚み分だけ有機質複合基
板材料に埋め込むことにより、最外層の基板材料の表面
と導体回路パターンの金属箔表面を段差のない平滑な面
にし、従来の多層プリント配線板の最外層の導体回路パ
ターンと基板材料の段差部分のソルダーレジストの印刷
性、フラックス等の洗浄性、及びチップ部品の実装性の
向上を可能にするものである。As described above, in the multilayer printed wiring board of the present invention, an organic composite substrate material having compressibility is used as the substrate material, and the outermost layer of the metal foil of the conductor circuit pattern is heated and pressed by a hot press. By embedding the same thickness as that in the organic composite board material, the surface of the board material of the outermost layer and the metal foil surface of the conductor circuit pattern have a smooth surface without steps, and the conductor circuit of the outermost layer of the conventional multilayer printed wiring board is obtained. It is possible to improve the printability of the solder resist in the step portion between the pattern and the substrate material, the cleaning performance of the flux and the like, and the mountability of the chip component.
【図1】本発明の実施例における多層プリント配線板に
使用する両面プリント配線板の製造方法を示す工程断面
図FIG. 1 is a process sectional view showing a method for manufacturing a double-sided printed wiring board used for a multilayer printed wiring board according to an embodiment of the present invention.
【図2】本発明の実施例における多層プリント配線板の
製造方法を示す工程断面図FIG. 2 is a process sectional view showing a method for manufacturing a multilayer printed wiring board according to an example of the present invention.
【図3】従来の多層プリント配線板の製造方法を示す工
程断面図FIG. 3 is a process cross-sectional view showing a conventional method for manufacturing a multilayer printed wiring board.
11 離型性保護フィルム 12 アラミド−エポキシシート(有機質複合基板材
料) 13 貫通孔 14 導電性ペースト 15 銅箔(金属箔) 16 空孔 17 導体回路パターン 21 第1の両面プリント配線板 22 第2の両面プリント配線板 23 中間接続体 24 最外層導体回路パターン 25 内層導体回路パターン11 Releasable Protective Film 12 Aramid-Epoxy Sheet (Organic Composite Substrate Material) 13 Through Hole 14 Conductive Paste 15 Copper Foil (Metal Foil) 16 Hole 17 Conductor Circuit Pattern 21 First Double-sided Printed Wiring Board 22 Second Double-sided printed wiring board 23 Intermediate connector 24 Outermost layer conductor circuit pattern 25 Inner layer conductor circuit pattern
───────────────────────────────────────────────────── フロントページの続き (72)発明者 中谷 誠一 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 ─────────────────────────────────────────────────── ─── Continuation of the front page (72) Inventor Seiichi Nakatani 1006 Kadoma, Kadoma City, Osaka Prefecture Matsushita Electric Industrial Co., Ltd.
Claims (11)
し、内外層の導体回路パターンは金属箔により形成さ
れ、前記有機質複合基板材料に設けられた貫通孔に充填
された導電性ペーストにより複数の層間の電気的接続を
図っており、その最外層の導体回路パターンの金属箔表
面と最外層の基板材料の表面とが段差のない平滑な面で
あることを特徴とする多層プリント配線板。1. An organic composite substrate material is used as a substrate material, a conductor circuit pattern of inner and outer layers is formed of a metal foil, and a plurality of conductive pastes filled in a through hole provided in the organic composite substrate material are used. The multilayer printed wiring board is characterized in that the metal foil surface of the conductor circuit pattern of the outermost layer and the surface of the substrate material of the outermost layer are smooth surfaces having no steps for electrical connection between the layers.
維と熱硬化性樹脂の複合材であることを特徴とする請求
項1記載の多層プリント配線板。2. The multilayer printed wiring board according to claim 1, wherein the organic composite substrate material is a composite material of aromatic polyamide fiber and thermosetting resin.
シ−トであることを特徴とする請求項1記載の多層プリ
ント配線板。3. The multilayer printed wiring board according to claim 1, wherein the organic composite substrate material is aramid-epoxy sheet.
され、その厚みが18〜70μmであることを特徴とす
る請求項1記載の多層プリント配線板の製造方法。4. The method for producing a multilayer printed wiring board according to claim 1, wherein the metal foil is formed of rolled copper or electrolytic copper and has a thickness of 18 to 70 μm.
面処理により粗化されていることを特徴とする請求項1
記載の多層プリント配線板。5. The metal foil is roughened by surface treatment on both sides or one side of the metal foil.
The multilayer printed wiring board described.
型性保護フィルムを加熱加圧により接着させ、前記離型
性保護フィルムを備えた前記有機質複合基板材料に貫通
孔を設け、前記貫通孔に層間の電気的接続を図るための
導電性ペーストを充填して後、前記有機質複合基板材料
から前記離型性保護フィルムを剥離した中間接続体と、
さらにその表面に金属箔を張り合わせ加熱加圧により接
着させ、導体回路パターンを形成する工程を有する両面
プリント配線板を層数に応じて前記両面プリント配線板
の間に別途作製した中間接続体が位置するようにそれぞ
れを交互に配し、加熱加圧により圧縮し積層する工程に
より形成されるものであって、前記最外層の導体回路パ
ターンの金属箔表面と最外層の基板材料の表面とが段差
のない平滑な面となることを特徴とする多層プリント配
線板の製造方法。6. A releasable protective film is adhered to an organic composite substrate material having compressibility by heating and pressing, and a through hole is provided in the organic composite substrate material provided with the releasable protective film, and the through hole is formed. After filling a hole with a conductive paste for achieving an electrical connection between layers, an intermediate connector having the release protective film peeled from the organic composite substrate material,
Further, a double-sided printed wiring board having a step of forming a conductor circuit pattern by laminating a metal foil on the surface and adhering by heating and pressurization is arranged such that an intermediate connector separately prepared is positioned between the double-sided printed wiring boards according to the number of layers. Are formed by a process of alternately arranging them on each other, compressing by heating and pressurizing and laminating, and there is no step between the surface of the metal foil of the conductor circuit pattern of the outermost layer and the surface of the substrate material of the outermost layer. A method for manufacturing a multilayer printed wiring board, which is characterized by having a smooth surface.
率が20〜40%であることを特徴とする請求項6記載
の多層プリント配線板の製造方法。7. The method for producing a multilayer printed wiring board according to claim 6, wherein the compressibility of the organic composite substrate material by heating and pressing is 20 to 40%.
維と熱硬化性樹脂の複合材であることを特徴とする請求
項6記載の多層プリント配線板の製造方法。8. The method for producing a multilayer printed wiring board according to claim 6, wherein the organic composite substrate material is a composite material of aromatic polyamide fiber and thermosetting resin.
シ−トであることを特徴とする請求項6記載の多層プリ
ント配線板の製造方法。9. The method for producing a multilayer printed wiring board according to claim 6, wherein the organic composite substrate material is aramid-epoxy sheet.
成され、その厚みが18〜70μmであることを特徴と
する請求項6記載の多層プリント配線板の製造方法。10. The method for producing a multilayer printed wiring board according to claim 6, wherein the metal foil is formed of rolled copper or electrolytic copper and has a thickness of 18 to 70 μm.
表面処理により粗化されていることを特徴とする請求項
6記載の多層プリント配線板の製造方法。11. The method for producing a multilayer printed wiring board according to claim 6, wherein the metal foil has its surface on both sides or one side roughened by surface treatment.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26218493A JP3173249B2 (en) | 1993-10-20 | 1993-10-20 | Multilayer printed wiring board and method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26218493A JP3173249B2 (en) | 1993-10-20 | 1993-10-20 | Multilayer printed wiring board and method of manufacturing the same |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH07115280A true JPH07115280A (en) | 1995-05-02 |
JP3173249B2 JP3173249B2 (en) | 2001-06-04 |
Family
ID=17372239
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP26218493A Expired - Fee Related JP3173249B2 (en) | 1993-10-20 | 1993-10-20 | Multilayer printed wiring board and method of manufacturing the same |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3173249B2 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002523881A (en) * | 1998-08-17 | 2002-07-30 | インフィネオン テクノロジース アクチエンゲゼルシャフト | Connection device for connecting electrical components on circuit carrier and method of manufacturing the same |
JP2004007006A (en) * | 2003-09-16 | 2004-01-08 | Kyocera Corp | Multilayer wiring board |
WO2005072037A1 (en) * | 2004-01-26 | 2005-08-04 | Matsushita Electric Industrial Co., Ltd. | Method for producing circuit-forming board and material for producing circuit-forming board |
US7419387B2 (en) | 2003-09-30 | 2008-09-02 | J.S.T. Mfg. Co., Ltd. | Electric connection member utilizing ansiotropically conductive sheets |
JP2009302581A (en) * | 2009-09-28 | 2009-12-24 | Kyocera Corp | Multilayer wiring board |
US8182729B2 (en) | 2008-03-12 | 2012-05-22 | Denso Corporation | Wiring board and method of making the same |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102510879B1 (en) | 2021-04-16 | 2023-03-17 | 주식회사 시큐리티존 | Apparatus for shredding PET bottle and Shredding system having the same |
-
1993
- 1993-10-20 JP JP26218493A patent/JP3173249B2/en not_active Expired - Fee Related
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002523881A (en) * | 1998-08-17 | 2002-07-30 | インフィネオン テクノロジース アクチエンゲゼルシャフト | Connection device for connecting electrical components on circuit carrier and method of manufacturing the same |
JP2004007006A (en) * | 2003-09-16 | 2004-01-08 | Kyocera Corp | Multilayer wiring board |
US7419387B2 (en) | 2003-09-30 | 2008-09-02 | J.S.T. Mfg. Co., Ltd. | Electric connection member utilizing ansiotropically conductive sheets |
WO2005072037A1 (en) * | 2004-01-26 | 2005-08-04 | Matsushita Electric Industrial Co., Ltd. | Method for producing circuit-forming board and material for producing circuit-forming board |
US7572500B2 (en) | 2004-01-26 | 2009-08-11 | Panasonic Corporation | Method of manufacturing circuit-forming board and material of circuit-forming board |
US7624502B2 (en) | 2004-01-26 | 2009-12-01 | Panasonic Corporation | Method for producing circuit-forming board and material for producing circuit-forming board |
US8182729B2 (en) | 2008-03-12 | 2012-05-22 | Denso Corporation | Wiring board and method of making the same |
JP2009302581A (en) * | 2009-09-28 | 2009-12-24 | Kyocera Corp | Multilayer wiring board |
Also Published As
Publication number | Publication date |
---|---|
JP3173249B2 (en) | 2001-06-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3057924B2 (en) | Double-sided printed circuit board and method of manufacturing the same | |
KR940009175B1 (en) | Multi-printed wiring board | |
WO1997048260A1 (en) | One-sided circuit board for multi-layer printed wiring board, multi-layer printed wiring board, and method for its production | |
WO2001045478A1 (en) | Multilayered printed wiring board and production method therefor | |
JPH05198946A (en) | Manufacture of multilayer printed circuit board | |
JP3215090B2 (en) | Wiring board, multilayer wiring board, and methods of manufacturing the same | |
JP3492467B2 (en) | Single-sided circuit board for multilayer printed wiring board, multilayer printed wiring board and method of manufacturing the same | |
JPWO2006118141A1 (en) | Multilayer wiring board and manufacturing method thereof | |
JP3173249B2 (en) | Multilayer printed wiring board and method of manufacturing the same | |
JPH1117341A (en) | Frinted multilayer wiring board | |
JP3705370B2 (en) | Manufacturing method of multilayer printed wiring board | |
JPH0621619A (en) | Printed circuit board and method for formation thereof | |
JP4033114B2 (en) | Manufacturing method of multilayer printed wiring board | |
JPH06164148A (en) | Multilayer printed wiring board | |
JP2002198652A (en) | Multilayer printed wiring board, method of manufacturing the same and single-sided circuit board therefor | |
JPH1041635A (en) | Single-sided circuit board for multilayer printed wiring board, its manufacture, and multilayer printed wiring board | |
JP2003133743A (en) | Circuit board and its manufacturing method | |
JP2000223836A (en) | Multilayer wiring board and its manufacture | |
JP2002319763A (en) | Multilayer wiring board and its producing method | |
JPH11112147A (en) | Multilayered printed wiring board | |
JP3063427B2 (en) | Circuit board and method of forming the same | |
JPH06209148A (en) | Double-sided printed board and manufacture thereof | |
JPH088538A (en) | Multilayer printed wiring board and manufacture thereof | |
JPH07142863A (en) | Multilayer printed wiring board and its manufacture | |
KR20040065861A (en) | Printed circuit board for using all layer interstitial via hole, and manufacturing method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20080330 Year of fee payment: 7 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 8 Free format text: PAYMENT UNTIL: 20090330 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100330 Year of fee payment: 9 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 10 Free format text: PAYMENT UNTIL: 20110330 |
|
FPAY | Renewal fee payment (prs date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110330 Year of fee payment: 10 |
|
LAPS | Cancellation because of no payment of annual fees |