JPH0662355A - Circuit for driving display element - Google Patents
Circuit for driving display elementInfo
- Publication number
- JPH0662355A JPH0662355A JP4213899A JP21389992A JPH0662355A JP H0662355 A JPH0662355 A JP H0662355A JP 4213899 A JP4213899 A JP 4213899A JP 21389992 A JP21389992 A JP 21389992A JP H0662355 A JPH0662355 A JP H0662355A
- Authority
- JP
- Japan
- Prior art keywords
- video signal
- field
- output
- liquid crystal
- display element
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3648—Control of matrices with row and column drivers using an active matrix
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
- G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
- G09G3/3611—Control of matrices with row and column drivers
- G09G3/3685—Details of drivers for data electrodes
- G09G3/3688—Details of drivers for data electrodes suitable for active matrices only
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0257—Reduction of after-image effects
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0261—Improving the quality of display appearance in the context of movement of objects on the screen or movement of the observer relative to the screen
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Transforming Electric Information Into Light Information (AREA)
Abstract
Description
【０００１】[0001]
【産業上の利用分野】本発明は液晶パネルなどの映像信
号フィ−ルド周波数に対する応答性の遅い表示素子の応
答性改善駆動回路に関するものである。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a response improving drive circuit for a display element such as a liquid crystal panel which has a slow response to the field frequency of a video signal.
【０００２】[0002]
【従来の技術】近年、小型テレビ、ラップトップ型ＯＡ
機器など液晶パネルを表示デバイスとした機器の商品化
が著しい。このような動きの一つに液晶ビデオプロジェ
クタがある。液晶ビデオプロジェクタは従来のＣＲＴ型
プロジェクタに対して大幅に小型、軽量化が可能であ
り、表示性能の点でも幾何学歪みが少ないなどの長所が
あり、大画面映像機器の本命として注目されている。2. Description of the Related Art Recently, small televisions and laptop OAs
Commercialization of equipment such as equipment that uses liquid crystal panels as display devices is remarkable. One of such movements is a liquid crystal video projector. Liquid crystal video projectors can be significantly smaller and lighter than conventional CRT type projectors, and have the advantage of having less geometric distortion in terms of display performance, and are attracting attention as the favorite of large-screen video equipment. .
【０００３】以下に従来の液晶パネルの駆動について説
明する。図３（ａ）は液晶パネルの従来の駆動回路，
（ｂ）はタイミング図を示す。図３（ａ）において１は
液晶パネルの画素単位に設けた薄膜トランジスタ、２は
前記薄膜トランジスタで駆動される液晶、３はソ−スド
ライバ、４は映像交流駆動回路、５はゲ−トドライバを
示す。タイミング図（ｂ）はフィ−ルド周期で見た場合
の映像信号Ｓとゲ−ト電極に供給されるゲ−トクロック
Ｇと画面上で得られる前記画素に対応した部分の明るさ
Ｌを示す。Driving of a conventional liquid crystal panel will be described below. FIG. 3A shows a conventional drive circuit for a liquid crystal panel,
(B) shows a timing diagram. In FIG. 3A, 1 is a thin film transistor provided in a pixel unit of a liquid crystal panel, 2 is a liquid crystal driven by the thin film transistor, 3 is a source driver, 4 is an image AC drive circuit, and 5 is a gate driver. . The timing diagram (b) shows the video signal S, the gate clock G supplied to the gate electrode, and the brightness L of the portion corresponding to the pixel obtained on the screen when viewed in the field cycle. .
【０００４】映像信号Ｓは映像交流駆動回路４により一
定バイアス電圧を中心とした交流映像信号に変換されソ
−スドライバ３を介して薄膜トランジスタ１のソ−ス電
極に供給される。一方、液晶パネルの垂直方向の走査に
対応してゲ−トクロックＧが薄膜トランジスタ１のゲ−
ト電極に供給され、薄膜トランジスタ１が導通して液晶
２が旋光動作する。以上により各画素に対応した部分の
明るさＬが変化する。The video signal S is converted into an AC video signal centered on a constant bias voltage by a video AC drive circuit 4 and supplied to a source electrode of the thin film transistor 1 via a source driver 3. On the other hand, the gate clock G is applied to the gate of the thin film transistor 1 in response to the vertical scanning of the liquid crystal panel.
The thin film transistor 1 is turned on, and the liquid crystal 2 is rotated. As described above, the brightness L of the portion corresponding to each pixel changes.
【０００５】[0005]
【発明が解決しようとする課題】しかしながら上記の構
成では、以下に示す問題がある。元来、液晶の応答速度
は映像信号のフィ−ルド周期に対して遅いため、図３
（ｂ）の例のように一つの画素の液晶に供給される映像
信号が１フィ−ルド前に比較して変化した場合、明るさ
の変化がある時定数をもって遅延する。図３（ｂ）にお
いて第３フィ−ルドから第４フィ−ルドに映像信号が変
化した場合、および第７フィ−ルドから第８フィ−ルド
に映像信号が変化した場合である。これは動画の場合に
発生し、残像となって解像度が劣化するなど動画の画質
に悪影響を及ぼすという問題点を有していた。However, the above configuration has the following problems. Originally, the response speed of the liquid crystal is slow with respect to the field period of the video signal, so that
When the video signal supplied to the liquid crystal of one pixel changes as compared with the field one field before as in the example of (b), the brightness is delayed with a certain time constant. In FIG. 3B, the video signal changes from the third field to the fourth field and the video signal changes from the seventh field to the eighth field. This occurs in the case of a moving image, and there is a problem that the image quality of the moving image is adversely affected, such as an afterimage, which deteriorates the resolution.
【０００６】本発明は上記従来の問題点を解決するもの
で、液晶パネルなどの応答速度の遅い表示素子の駆動回
路としてフィ−ルドもしくはフレ−ム周期のパルスステ
ップ駆動をおこなうことにより応答性を改善し、動画の
画質改善を実現することを目的とする。The present invention solves the above-mentioned problems of the prior art by providing pulse step driving with a field or frame period as a driving circuit for a display element having a slow response speed such as a liquid crystal panel. It aims at improving and improving the image quality of moving images.
【０００７】[0007]
【課題を解決するための手段】この目的を達成するため
に本発明の表示素子駆動回路は入力映像信号を１フィ−
ルドまたは１フレ−ム遅延するフィ−ルドメモリとまた
はフレ−ムメモリと遅延した映像信号から入力映像信号
を減算した差成分に重み付けした成分を前記の遅延した
映像信号に加算する差成分加算回路を備えることを特徴
とする。In order to achieve this object, the display element driving circuit of the present invention uses an input video signal as a 1-bit signal.
Or a field memory for delaying one frame or a frame memory and a difference component adding circuit for adding a component weighted to the difference component obtained by subtracting the input video signal from the delayed video signal to the delayed video signal. It is characterized by
【０００８】[0008]
【作用】この構成によって、フィ−ルドまたはフレ−ム
間で映像信号が変化した場合、フィ−ルドまたはフレ−
ム間の差成分を映像信号に重畳したパルスステップ駆動
が可能となり、例えば液晶パネルのような表示素子の応
答性を改善することができる。With this construction, when the video signal changes between fields or frames, the fields or frames are changed.
It is possible to perform pulse step driving in which the difference component between the frames is superimposed on the video signal, and it is possible to improve the response of a display element such as a liquid crystal panel.
【０００９】[0009]
【実施例】以下本発明の一実施例について、図面を参照
しながら説明する。DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described below with reference to the drawings.
【００１０】図１において、６はフィ−ルドメモリ、７
は差成分加算回路、８は減算器、９は乗算器、１０は加
算器である。 以上のように構成された表示素子駆動回
路についてその動作を図２を用いて説明する。In FIG. 1, 6 is a field memory and 7 is a field memory.
Is a difference component addition circuit, 8 is a subtractor, 9 is a multiplier, and 10 is an adder. The operation of the display element drive circuit configured as described above will be described with reference to FIG.
【００１１】入力映像信号ＳN に対してフィ−ルドメモ
リ６の出力ＳN-1 は１フィ−ルド遅延する。従って減算
器８の出力（ＳN-1 −ＳN ）は図のようにフィ−ルド間
で映像信号が変化した場合のみ変化分が出力される。従
ってこれに重み係数Ｋを乗じたものをフィ−ルドメモリ
６の出力ＳN-1 に加算すれば出力映像信号ＳOUT が得ら
れる。The output S N-1 of the field memory 6 is delayed by one field with respect to the input video signal S N. Therefore, the output (S N-1 -S N ) of the subtracter 8 is changed only when the video signal changes between the fields as shown in the figure. Therefore, an output video signal S OUT can be obtained by adding the product of this and the weighting coefficient K to the output S N-1 of the field memory 6.
【００１２】図２から判るように映像入力信号のフィ−
ルド周期の変化はステップ状であり、これに対してＳ
OUT はパルス成分を重畳したパルスステップ状の信号で
ある。パルスステップ駆動は応答性の遅い対象を見かけ
上、速く駆動する手段であるが液晶パネルについても応
答性改善が可能である。従って前記の出力映像信号ＳOU
T を３図（ａ）の映像信号Ｓとして映像交流駆動回路４
に供給すればよい。As can be seen from FIG. 2, the video input signal field
The change of the cycle period is stepwise, while S
OUT is a pulse-stepped signal in which pulse components are superimposed. The pulse step driving is a means for driving an object having a slow response apparently and driving it quickly, but it is possible to improve the response of a liquid crystal panel. Therefore, the output video signal S OU
A video AC drive circuit 4 where T is the video signal S of FIG.
Can be supplied to.
【００１３】尚、液晶パネルは水平表示線が１フレ−ム
分の約４８０本が備わったものについても通常インタ−
レス走査せず、奇数ライン、偶数ラインのすべての画素
を毎フィ−ルド駆動するのでパルスステップ駆動はフィ
−ルドメモリ６を使用してフィ−ルド周期でおこなう。
また各画素がフレ−ム毎に駆動される表示素子について
は前記メモリはフレ−ムメモリを使用する。以上はハイ
ビジョン映像信号の場合についても全く同様であること
はいうまでもない。A liquid crystal panel having a horizontal display line of about 480 for one frame is also a normal interface.
Since all the pixels on the odd line and the even line are driven for each field without performing the less scanning, the pulse step driving is performed in the field cycle using the field memory 6.
For the display element in which each pixel is driven for each frame, a frame memory is used as the memory. It goes without saying that the above is exactly the same for the case of a high-definition video signal.
【００１４】[0014]
【発明の効果】以上のように本発明は、フィ−ルドまた
はフレ−ム間の映像信号の差成分を映像信号に重畳した
パルスステップ駆動をおこなうことにより、例えば液晶
パネルのような表示素子の応答性を改善することで動画
の解像度などの画質改善を実現することができるもので
ある。As described above, according to the present invention, by performing pulse step driving in which a video signal difference component between fields or frames is superimposed on a video signal, a display element such as a liquid crystal panel can be used. By improving the responsiveness, the image quality such as the resolution of a moving image can be improved.
【図１】本発明の実施例における表示素子駆動回路のブ
ロック図FIG. 1 is a block diagram of a display element drive circuit according to an embodiment of the present invention.
【図２】本発明の実施例における液晶駆動の状態を示す
タイミング図FIG. 2 is a timing chart showing a liquid crystal driving state in the embodiment of the invention.
【図３】（ａ）従来の液晶駆動回路のブロック図 （ｂ）従来の液晶駆動の状態を示すタイミング図FIG. 3A is a block diagram of a conventional liquid crystal drive circuit. FIG. 3B is a timing diagram showing a conventional liquid crystal drive state.
６ フィ−ルドメモリまたはフレ−ムメモリ ７ 差成分加算回路 ８ 減算器 ９ 乗算器 １０ 加算器 6 Field Memory or Frame Memory 7 Difference Component Adder Circuit 8 Subtractor 9 Multiplier 10 Adder
Claims (2)
ィ−ルドメモリとフィ−ルド遅延した映像信号から入力
映像信号を減算した差成分に重み付けした成分を前記の
フィ−ルド遅延した映像信号に加算する差成分加算回路
を備えた表示素子駆動回路。1. A field memory for delaying the input video signal by one field and a component obtained by weighting a difference component obtained by subtracting the input video signal from the field delayed video signal into the field delayed video signal. A display element drive circuit including a difference component addition circuit for adding.
ムメモリを備えた請求項１記載の表示素子駆動回路。2. A frame instead of the field memory.
The display element drive circuit according to claim 1, further comprising a memory.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4213899A JPH0662355A (en) | 1992-08-11 | 1992-08-11 | Circuit for driving display element |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4213899A JPH0662355A (en) | 1992-08-11 | 1992-08-11 | Circuit for driving display element |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0662355A true JPH0662355A (en) | 1994-03-04 |
Family
ID=16646865
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4213899A Pending JPH0662355A (en) | 1992-08-11 | 1992-08-11 | Circuit for driving display element |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0662355A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6778160B2 (en) | 2000-01-17 | 2004-08-17 | International Business Machines Corporation | Liquid-crystal display, liquid-crystal control circuit, flicker inhibition method, and liquid-crystal driving method |
| EP1548698A1 (en) * | 2003-12-22 | 2005-06-29 | VastView Technology Inc. | Driving circuit of an liquid crystal display and its driving method |
| US6977636B2 (en) | 2000-08-03 | 2005-12-20 | Sharp Kabushiki Kaisha | Liquid crystal display device driving method |
-
1992
- 1992-08-11 JP JP4213899A patent/JPH0662355A/en active Pending
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6778160B2 (en) | 2000-01-17 | 2004-08-17 | International Business Machines Corporation | Liquid-crystal display, liquid-crystal control circuit, flicker inhibition method, and liquid-crystal driving method |
| US6977636B2 (en) | 2000-08-03 | 2005-12-20 | Sharp Kabushiki Kaisha | Liquid crystal display device driving method |
| US7522140B2 (en) | 2000-08-03 | 2009-04-21 | Sharp Kabushiki Kaisha | Liquid crystal display device driving method |
| EP1548698A1 (en) * | 2003-12-22 | 2005-06-29 | VastView Technology Inc. | Driving circuit of an liquid crystal display and its driving method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7696988B2 (en) | Selective use of LCD overdrive for reducing motion artifacts in an LCD device | |
| US7400321B2 (en) | Image display unit | |
| JPH0756532A (en) | Liquid crystal panel driving device | |
| JPH08123373A (en) | Active matrix type liquid crystal display device | |
| JP2003528518A (en) | Control circuit for liquid crystal matrix display device | |
| US20050225525A1 (en) | LCD overdrive with data compression for reducing memory bandwidth | |
| EP1607934A2 (en) | Blur reduction in liquid crystal displays by frame rate control | |
| KR20030080704A (en) | Apparatus and method for improving response speed | |
| JPH03251818A (en) | Driving method and liquid crystal control circuit for liquid crystal panel | |
| JPH0662355A (en) | Circuit for driving display element | |
| JP5067043B2 (en) | Image processing apparatus, image processing method, and projection display apparatus | |
| Okumura et al. | Advanced level‐adaptive overdrive (ALAO) method applicable to full‐HD LC TVs | |
| JPH09212131A (en) | Image processor | |
| JP2000098981A (en) | Image signal processing circuit, electrooptical device using it and electronic equipment | |
| JP3230405B2 (en) | Liquid crystal display device and driving method thereof | |
| JPH03126069A (en) | Method for driving liquid crystal control circuit and liquid crystal panel | |
| JP2536403B2 (en) | Liquid crystal drive | |
| JPH0351888A (en) | Liquid crystal driving device | |
| JP2000029437A (en) | Display driving circuit | |
| JP3064586B2 (en) | Interlace scanning circuit | |
| JP2006030352A (en) | Liquid crystal display device | |
| JPH088672B2 (en) | Liquid crystal drive | |
| KR20040085494A (en) | Method for Driving an LCD | |
| JPH0646357A (en) | Liquid crystal panel driving device | |
| Okumura | Invention and development of overdrive technology to solve the image-lag issue for TFT LCDs and LCTVs |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060119 |
|
| A977 | Report on retrieval |
Effective date: 20080409 Free format text: JAPANESE INTERMEDIATE CODE: A971007 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20080902 |
|
| A521 | Written amendment |
Effective date: 20081028 Free format text: JAPANESE INTERMEDIATE CODE: A523 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20081125 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Effective date: 20081128 Free format text: JAPANESE INTERMEDIATE CODE: A61 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 3 Free format text: PAYMENT UNTIL: 20111205 |
|
| R150 | Certificate of patent (=grant) or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 3 Free format text: PAYMENT UNTIL: 20111205 |
|
| FPAY | Renewal fee payment (prs date is renewal date of database) |
Year of fee payment: 6 Free format text: PAYMENT UNTIL: 20141205 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |