JPH0659754A - Overcurrent limiting circuit - Google Patents

Overcurrent limiting circuit

Info

Publication number
JPH0659754A
JPH0659754A JP4208296A JP20829692A JPH0659754A JP H0659754 A JPH0659754 A JP H0659754A JP 4208296 A JP4208296 A JP 4208296A JP 20829692 A JP20829692 A JP 20829692A JP H0659754 A JPH0659754 A JP H0659754A
Authority
JP
Japan
Prior art keywords
transistor
current
load
emitter
base
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4208296A
Other languages
Japanese (ja)
Inventor
Michihiro Matsui
道廣 松井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu General Ltd
Original Assignee
Fujitsu General Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu General Ltd filed Critical Fujitsu General Ltd
Priority to JP4208296A priority Critical patent/JPH0659754A/en
Publication of JPH0659754A publication Critical patent/JPH0659754A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To limit rush current to a load in a circuit turning ON/OFF current to be supplied to the load from a DC power source by using a transistor. CONSTITUTION:By turning ON of a switch 1, the base of a transistor Q2 is turned ON by adding voltage to it. Thus, DC current from a power source 2 flows to a resistance R3 the emitter of a transistor Q1 the base a resistance R1 the transistor Q2, the transistor Q1 is turned ON between the emitter and collector, and current is supplied to a load 3 from a power source. In the load, capacitors are connected in parallel and rush current flows for the charging of this. At this time, the voltage at the both ends of the resistance R3 rises, a transistor Q3 is turned ON by lowering the base voltage of the transistor and current flows to the emitter collector the resistance R1.... As a result, the base voltage of the transistor Q1 rises and the emitter collector current of the transistor Q1 is limited.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は過電流制限回路に係り、
容量性の負荷への突入電流を制限するものに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an overcurrent limiting circuit,
The present invention relates to a device that limits an inrush current to a capacitive load.

【0002】[0002]

【従来の技術】直流電源より容量性の負荷に電流供給を
オン・オフする場合、オン時、負荷の容量(コンデン
サ)を充電するため突入電流が流れる。例えば、図2に
示す電源オン・オフ回路のように、スイッチ1のオンに
てトランジスタQ3のベースに+電圧が印加されるように
し、これにより、トランジスタQ3がオンしてトランジス
タQ2をオンし、電源2よりの電流が負荷3に供給される
回路である。この場合、前記突入電流はトランジスタQ2
のエミッタ→コレクタ間に流れるので、トランジスタQ2
はこの突入電流に耐えられる容量が必要である。しか
し、一旦トランジスタQ2がオンした後、すなわち、コン
デンサCが充電された後は、トランジスタQ2には負荷3
で決まる定常電流が流れるのみであるから、スイッチ1
のオンの時の電流容量を必要としないものであり、突入
電流に耐えるだけのために大きな電流容量のトランジス
タを用いなければならないのは不経済である。
2. Description of the Related Art When a current supply to a capacitive load from a DC power supply is turned on and off, an inrush current flows to charge the load capacitance (capacitor) when the current is turned on. For example, like the power supply on / off circuit shown in FIG. 2, when the switch 1 is turned on, a + voltage is applied to the base of the transistor Q3, which turns on the transistor Q3 and turns on the transistor Q2. This is a circuit in which the current from the power supply 2 is supplied to the load 3. In this case, the inrush current is the transistor Q2
Since it flows between the emitter and collector of the transistor Q2,
Needs a capacity to withstand this inrush current. However, once the transistor Q2 is turned on, that is, after the capacitor C is charged, the load 3 is applied to the transistor Q2.
Since only the steady current determined by
It does not require a current capacity when the device is on, and it is uneconomical to use a transistor with a large current capacity only to withstand an inrush current.

【0003】[0003]

【発明が解決しようとする課題】本発明はこのような点
に鑑み、負荷への電源供給をオン・オフする回路に、定
常時の電流供給に影響を及ぼさず、スイッチオン時の突
入電流を制限する回路を設け、比較的小さい電流容量
(電流定格)のトランジスタで電源をオン・オフできる
ものを提供することにある。
In view of the above, the present invention has a circuit for turning on / off the power supply to the load, which does not affect the current supply in the steady state, and prevents the inrush current when the switch is turned on. A limiting circuit is provided to provide a transistor having a relatively small current capacity (current rating) that can be turned on and off.

【0004】[0004]

【課題を解決するための手段】本発明は上述の課題を解
決するため、直流電源に第1PNP型トランジスタのエ
ミッタを接続し、前記第1PNP型トランジスタのコレ
クタを負荷に接続し、前記第1PNP型トランジスタの
ベース電圧を変えることで負荷への電流を制御する回路
において、前記電源・エミッタ間に抵抗器を接続し、前
記直流電源に第2PNP型トランジスタのエミッタを接
続し、前記第2PNP型トランジスタのベースを前記第
1PNP型トランジスタのエミッタに接続し、前記第2
PNP型トランジスタのコレクタを第1PNP型トラン
ジスタのベースに接続してなり、前記抵抗器の両端に生
ずる電圧に応じて第1PNP型トランジスタのベース電
圧を可変し、負荷への電流を制限するようにした過電流
制限回路を提供するものである。
In order to solve the above problems, the present invention connects the emitter of a first PNP type transistor to a DC power source, connects the collector of the first PNP type transistor to a load, and connects the first PNP type transistor to the load. In a circuit for controlling a current to a load by changing a base voltage of a transistor, a resistor is connected between the power source and the emitter, an emitter of a second PNP type transistor is connected to the DC power source, and a resistor of the second PNP type transistor is connected. The base is connected to the emitter of the first PNP transistor, and the second PNP transistor is connected to the second PNP transistor.
The collector of the PNP type transistor is connected to the base of the first PNP type transistor, and the base voltage of the first PNP type transistor is varied according to the voltage generated across the resistor to limit the current to the load. An overcurrent limiting circuit is provided.

【0005】[0005]

【作用】以上のように構成したので、本発明による過電
流制限回路においては、電源をオン・オフするトランジ
スタ回路に電流制限回路を設けたので、負荷が容量性の
場合でもスイッチオン時の突入電流が制限されるので、
比較的小さい電流容量(電流定格)のトランジスタで電
源のオン・オフができる。
With the above construction, the current limiting circuit is provided in the transistor circuit for turning on / off the power supply in the overcurrent limiting circuit according to the present invention. Because the current is limited,
A transistor with a relatively small current capacity (current rating) can be used to turn the power on and off.

【0006】[0006]

【実施例】以下、図面に基づいて本発明による過電流制
限回路の実施例を詳細に説明する。図1は本発明による
過電流制限回路の一実施例の要部回路図である。図にお
いて、1はスイッチで、電源2よりの電流を負荷3に供
給する場合にオンする。電源2は直流電源である。Cは
コンデンサで、負荷3に並列に接続されている。Q1はト
ランジスタで、電源2より負荷3に供給される電流をオ
ン若しくはオフする。Q2はトランジスタで、スイッチ1
のオンにてベースに印加される電圧によりオンし、抵抗
R1を介しトランジスタQ1をオンする。R2は抵抗で、トラ
ンジスタQ1のベースにバイアス電圧を与える。Q3は電流
制限用のトランジスタ、R3は電流制限用の抵抗である。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of an overcurrent limiting circuit according to the present invention will be described below in detail with reference to the drawings. FIG. 1 is a circuit diagram of essential parts of an embodiment of an overcurrent limiting circuit according to the present invention. In the figure, 1 is a switch, which is turned on when the current from the power source 2 is supplied to the load 3. The power supply 2 is a DC power supply. C is a capacitor, which is connected in parallel to the load 3. Q1 is a transistor that turns on or off the current supplied from the power supply 2 to the load 3. Q2 is a transistor, switch 1
When turned on, it turns on due to the voltage applied to the base, and the resistance
The transistor Q1 is turned on via R1. R2 is a resistor that provides a bias voltage to the base of the transistor Q1. Q3 is a current limiting transistor and R3 is a current limiting resistor.

【0007】次に、本発明による過電流制限回路の動作
を説明する。負荷3に電源2よりの電源を供給する場
合、スイッチ1をオンする。スイッチ1のオンにより、
トランジスタQ2のベースに+電圧が印加され、トランジ
スタQ2はオン状態になる。トランジスタQ2のコレクタは
抵抗R1を介してトランジスタQ1のベースに接続されてい
るため、トランジスタQ2のオンにより電源2よりの電流
がトランジスタQ1のエミッタ→ベースを経てトランジス
タQ2のコレクタに流れ、これにより、トランジスタQ1は
オンし、負荷3に電源2より電流が供給される。なお、
抵抗R2はトランジスタQ1のベースにバイアス電圧を与え
る。
Next, the operation of the overcurrent limiting circuit according to the present invention will be described. When power is supplied from the power supply 2 to the load 3, the switch 1 is turned on. By turning on switch 1,
The + voltage is applied to the base of the transistor Q2, and the transistor Q2 is turned on. Since the collector of the transistor Q2 is connected to the base of the transistor Q1 via the resistor R1, the current from the power source 2 flows to the collector of the transistor Q2 from the emitter of the transistor Q1 to the base of the transistor Q2 when the transistor Q2 is turned on. The transistor Q1 is turned on, and the load 3 is supplied with current from the power supply 2. In addition,
The resistor R2 applies a bias voltage to the base of the transistor Q1.

【0008】前記トランジスタQ1のオンにより、コンデ
ンサCを充電するための急激な充電電流(突入電流)が
電源2よりトランジスタQ1のエミッタ→コレクタに流れ
る。トランジスタQ1のエミッタには抵抗R3が直列に接続
されているため、前記突入電流に応じて抵抗R3の両端間
の電圧が上昇する。この電圧上昇により、トランジスタ
Q3はベースバイアス電圧が上昇してオンの状態になり、
エミッタ→コレクタ電流が流れる。この電流は、抵抗R1
を経て前記トランジスタQ2のコレクタに流れるため、抵
抗R1の両端間の電圧が上昇し、この結果、トランジスタ
Q1のベース電圧が上昇してエミッタ→コレクタ電流を抑
制するように働く。すなわち、抵抗R3の値を適宜に設定
することにより、トランジスタQ1のエミッタ→コレクタ
の最大電流を適宜に制限できる。これにより、トランジ
スタQ1はこの制限された電流値に耐えられる電流容量が
あり、同時に、このときのエミッタ・コレクタ間の電圧
および前記電流の積に耐えられる電力容量があればよい
ことになる。
When the transistor Q1 is turned on, a rapid charging current (rush current) for charging the capacitor C flows from the power supply 2 to the emitter → collector of the transistor Q1. Since the resistor R3 is connected in series to the emitter of the transistor Q1, the voltage across the resistor R3 rises according to the inrush current. This voltage rise causes the transistor
The base bias voltage of Q3 rises and turns on,
Emitter → collector current flows. This current flows through resistor R1
Through the collector of the transistor Q2, the voltage across the resistor R1 rises, resulting in a transistor
The base voltage of Q1 rises and works to suppress the emitter → collector current. That is, by appropriately setting the value of the resistor R3, the maximum current from the emitter to the collector of the transistor Q1 can be appropriately limited. This means that the transistor Q1 has a current capacity that can withstand this limited current value, and at the same time has a power capacity that can withstand the product of the voltage between the emitter and the collector at this time and the current.

【0009】なお、負荷3に異常等が生じて負荷電流が
増大した場合にも上記同様の動作により電流が制限さ
れ、トランジスタQ1は破壊等から保護される。
Even when the load 3 is abnormal and the load current is increased, the current is limited by the same operation as described above, and the transistor Q1 is protected from damage or the like.

【0010】[0010]

【発明の効果】以上に説明したように、本発明による過
電流制限回路によれば、電流制限用の抵抗値を適宜に設
定することにより、負荷が容量性の場合に、突入電流を
制限することができるので、電源オン・オフ用のトラン
ジスタは比較的小さい電流容量のものを使用でき、コス
トの引下げが可能になる。
As described above, according to the overcurrent limiting circuit of the present invention, the inrush current is limited when the load is capacitive by appropriately setting the resistance value for current limiting. Therefore, it is possible to use a transistor for turning on / off the power supply, which has a relatively small current capacity, and it is possible to reduce the cost.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による過電流制限回路の一実施例の要部
回路図である。
FIG. 1 is a circuit diagram of a main part of an embodiment of an overcurrent limiting circuit according to the present invention.

【図2】従来の電源オン・オフ回路の一例である。FIG. 2 is an example of a conventional power on / off circuit.

【符号の説明】[Explanation of symbols]

1 スイッチ 2 電源(直流電源) 3 負荷 Q1 トランジスタ(PNP型) Q2 トランジスタ(PNP型) Q3 トランジスタ(NPN型) C コンデンサ R3 抵抗 1 switch 2 power supply (DC power supply) 3 load Q1 transistor (PNP type) Q2 transistor (PNP type) Q3 transistor (NPN type) C capacitor R3 resistance

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 直流電源に第1PNP型トランジスタの
エミッタを接続し、前記第1PNP型トランジスタのコ
レクタを負荷に接続し、前記第1PNP型トランジスタ
のベース電圧を変えることで負荷への電流を制御する回
路において、前記電源・エミッタ間に抵抗器を接続し、
前記直流電源に第2PNP型トランジスタのエミッタを
接続し、前記第2PNP型トランジスタのベースを前記
第1PNP型トランジスタのエミッタに接続し、前記第
2PNP型トランジスタのコレクタを第1PNP型トラ
ンジスタのベースに接続してなり、前記抵抗器の両端に
生ずる電圧に応じて第1PNP型トランジスタのベース
電圧を可変し、負荷への電流を制限するようにした過電
流制限回路。
1. A direct current power source is connected to an emitter of a first PNP type transistor, a collector of the first PNP type transistor is connected to a load, and a base voltage of the first PNP type transistor is changed to control a current to the load. In the circuit, connect a resistor between the power supply and the emitter,
An emitter of a second PNP transistor is connected to the DC power source, a base of the second PNP transistor is connected to an emitter of the first PNP transistor, and a collector of the second PNP transistor is connected to a base of the first PNP transistor. An overcurrent limiting circuit configured to limit the current to the load by varying the base voltage of the first PNP transistor in accordance with the voltage generated across the resistor.
JP4208296A 1992-08-05 1992-08-05 Overcurrent limiting circuit Pending JPH0659754A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4208296A JPH0659754A (en) 1992-08-05 1992-08-05 Overcurrent limiting circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4208296A JPH0659754A (en) 1992-08-05 1992-08-05 Overcurrent limiting circuit

Publications (1)

Publication Number Publication Date
JPH0659754A true JPH0659754A (en) 1994-03-04

Family

ID=16553906

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4208296A Pending JPH0659754A (en) 1992-08-05 1992-08-05 Overcurrent limiting circuit

Country Status (1)

Country Link
JP (1) JPH0659754A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102025139A (en) * 2010-11-11 2011-04-20 苏州合欣美电子科技有限公司 Current expanding and limiting protection circuit of ecological house
WO2015045107A1 (en) 2013-09-27 2015-04-02 三菱電機株式会社 Inrush current limiting circuit and power conversion device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102025139A (en) * 2010-11-11 2011-04-20 苏州合欣美电子科技有限公司 Current expanding and limiting protection circuit of ecological house
WO2015045107A1 (en) 2013-09-27 2015-04-02 三菱電機株式会社 Inrush current limiting circuit and power conversion device
US9590554B2 (en) 2013-09-27 2017-03-07 Mitsubishi Electric Corporation Electric power converter

Similar Documents

Publication Publication Date Title
US6285539B1 (en) Switch driver
US6525517B1 (en) Power supply circuit with a soft starting circuit
JPH02246740A (en) Power back-up circuit
JPH0464209B2 (en)
JPH0659754A (en) Overcurrent limiting circuit
JP2001095240A (en) Rush-current preventing circuit having input over- voltage limiting function
JP2591311B2 (en) Inductance load drive circuit
JP3417858B2 (en) Power supply with current limiter function
JPH0322831Y2 (en)
JPH0729543Y2 (en) Relay drive circuit
JPS5914818Y2 (en) DC voltage stabilization circuit
KR0129033Y1 (en) Constant current charging circuit in wireless telephone
JP2731284B2 (en) Drive circuit for voltage-driven elements
JPH0197163A (en) Switching power supply circuit
JPH05328599A (en) Rush current preventive circuit
JP2834338B2 (en) Power circuit
JPH0528950Y2 (en)
JPS63234884A (en) Starting controller for motor
JPS5818717A (en) Constant voltage power supply circuit
JPH0370466A (en) Power source circuit with a built-in drive stabilizing circuit
JPS58225728A (en) Alternating-current two-wire contactless switch
JPS61212486A (en) Capacitor type resistance welding machine
JPH0199469A (en) Rush current suppression circuit for dc power supply
JPH0556633A (en) Voltage stabilizer
JP2000092823A (en) Current limiting circuit

Legal Events

Date Code Title Description
A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20050304

A131 Notification of reasons for refusal

Effective date: 20050901

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051014

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20051114

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20051222

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Effective date: 20060125

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Effective date: 20060217

Free format text: JAPANESE INTERMEDIATE CODE: A61

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100224

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees