JPH06252043A - Manufacture of semiconductor device - Google Patents

Manufacture of semiconductor device

Info

Publication number
JPH06252043A
JPH06252043A JP3918193A JP3918193A JPH06252043A JP H06252043 A JPH06252043 A JP H06252043A JP 3918193 A JP3918193 A JP 3918193A JP 3918193 A JP3918193 A JP 3918193A JP H06252043 A JPH06252043 A JP H06252043A
Authority
JP
Japan
Prior art keywords
resist
pattern
ion implantation
resist pattern
mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP3918193A
Other languages
Japanese (ja)
Other versions
JP3266963B2 (en
Inventor
Masataka Endo
政孝 遠藤
Teruto Onishi
照人 大西
Noboru Nomura
登 野村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP03918193A priority Critical patent/JP3266963B2/en
Publication of JPH06252043A publication Critical patent/JPH06252043A/en
Application granted granted Critical
Publication of JP3266963B2 publication Critical patent/JP3266963B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)

Abstract

PURPOSE:To provide a method that removes resists after ions are implanted with high accuracy and ease. CONSTITUTION:This invention relates to a pattern formation method which includes a step of forming a resist 2 on a wafer 1, a step of forming a resist pattern 2A by the exposure and the development with a required mask 3, a step of implanting ions 5 into the wafer using the resist pattern 2A as a mask, a step of implanting acid ions at a dosage lower than that of the ion implantation and a step of removing the resist pattern 2A with an acid solution.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は半導体装置の製造方法に
関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method of manufacturing a semiconductor device.

【0002】[0002]

【従来の技術】半導体製造において、イオン注入、特に
高ドーズのイオン注入後のレジスト除去は、通常の酸洗
浄によっては不可能であるために、O2を用いたドライ
のアッシングにより行われている。ところが、この方法
によっても完全にレジスト除去はできないという問題が
生じていた。
2. Description of the Related Art In semiconductor manufacturing, resist removal after ion implantation, particularly ion implantation at high dose, is impossible by ordinary acid cleaning, and is therefore performed by dry ashing using O 2 . . However, there is a problem that the resist cannot be completely removed even by this method.

【0003】以下図面を参照しながら、上記した従来の
パターン形成方法の一例について説明する。図3は従来
のパターン形成方法の工程断面図を示すものである。
An example of the conventional pattern forming method described above will be described below with reference to the drawings. 3A to 3C are process sectional views of a conventional pattern forming method.

【0004】図3(a)では基板1上に、ノボラック樹
脂とナフトキノンジアジドよりなるレジスト(東京応化
製TSMR−V3)2を1.5ミクロン厚に形成する。
イオン注入用の所望のマスク3を介してi線ステッパ
(NA0.50)にて露光4を行い(図3(b))、こ
の後図3(c)では、露光後加熱、現像により、ポジ型
のパターン2Aを形成した。次に高ドーズ(5X1
16)のAs+5をパターン2Aをマスクとして基板に
注入した。この後図3(d)では、パターン2Aを除去
しようとしたが、イオン注入によりレジスト表面が変質
したために、通常の硫酸と過酸化水素水の混合溶液によ
っては全く除去できず、代わりにO2を用いたドライの
アッシング9を行った。レジストパターン2Aはアッシ
ングによりほぼ除去されたが、完全ではなく、残さやパ
ーティクル10が基板1上に観察された(図3
(e))。
In FIG. 3A, a resist (TSMR-V3 manufactured by Tokyo Ohka Kabushiki Kaisha) 2 made of novolac resin and naphthoquinone diazide 2 is formed on the substrate 1 to a thickness of 1.5 μm.
Exposure 4 is performed with an i-line stepper (NA 0.50) through the desired mask 3 for ion implantation (FIG. 3 (b)). After that, in FIG. 3 (c), positive exposure is performed by post-exposure heating and development. The pattern 2A of the mold was formed. Next high dose (5X1
0 16 ) As + 5 was injected into the substrate using the pattern 2A as a mask. This Couto 3 (d), has been attempted to remove the pattern 2A, in order to resist surface-degraded by the ion implantation, it can not be completely removed by the usual mixed solution of sulfuric acid and hydrogen peroxide, instead O 2 Dry ashing 9 was performed. Although the resist pattern 2A was almost removed by ashing, the resist pattern 2A was not perfect, and residues and particles 10 were observed on the substrate 1 (FIG. 3).
(E)).

【0005】[0005]

【発明が解決しようとする課題】このような残さやパー
ティクルは、後工程での不良要因となり、素子の歩留り
低下の原因となっている。また、このような残さやパー
ティクルを取り除くためにさらに酸洗浄を行うことも考
えられるが、ドライアッシング工程ですでに悪くなって
いるスループットが、さらに悪化し、また、プロセスコ
ストも非常に悪くなることから、工業的に採用するには
困難だった。
Such residues and particles cause defects in the post-process and cause a decrease in device yield. It is also possible to further perform acid cleaning in order to remove such residues and particles, but the throughput already deteriorated in the dry ashing process will be further deteriorated and the process cost will also be very bad. Therefore, it was difficult to adopt it industrially.

【0006】本発明は上記問題点に鑑み、イオン注入後
のレジストの除去を高精度に、かつ、簡易的に行う方法
を提供するものである。
In view of the above problems, the present invention provides a method for removing a resist after ion implantation with high accuracy and in a simple manner.

【0007】[0007]

【課題を解決するための手段】上記問題点を解決するた
めに本発明は、所望のイオン注入後に、イオン注入のド
ーズ量よりも低い酸素または水素のイオン注入を行なう
ことにより、性能や生産性の悪いドライアッシングを用
いることなく、酸性溶液のみでレジストパターンを完全
に除去することを特徴とするものである。
SUMMARY OF THE INVENTION In order to solve the above problems, according to the present invention, after the desired ion implantation, oxygen or hydrogen ions having a dose lower than the ion implantation dose are implanted to improve performance and productivity. The feature is that the resist pattern is completely removed only with an acidic solution without using dry ashing, which has a bad effect.

【0008】すなわち、本発明は、基板上にレジストを
形成する工程と、所望のマスクを用いて露光し、現像に
よりレジストパターンを形成する工程と、前記レジスト
パターンをマスクとして基板にイオン注入を行う工程
と、前記イオン注入のドーズ量よりも低い酸素または水
素のイオン注入を行なう工程と、酸性溶液により前記レ
ジストパターンを除去する工程とを備えたパターン形成
方法である。
That is, according to the present invention, a step of forming a resist on a substrate, a step of exposing using a desired mask and forming a resist pattern by development, and ion implantation into the substrate using the resist pattern as a mask. A pattern forming method comprising: a step, a step of implanting oxygen or hydrogen ions having a dose lower than the dose of the ion implantation, and a step of removing the resist pattern with an acidic solution.

【0009】[0009]

【作用】通常、高ドーズのイオン注入を行なうことによ
り、レジストの表面は、炭素原子の多い膜に改質され、
酸性溶液では酸化することが困難である。本発明の方法
によれば、酸素原子または水素原子が炭素原子が多い膜
中に入ることによって、膜中の炭素-炭素結合を弱める
ことができる。このことにより、酸性溶液のみで容易に
膜を酸化除去することができる。本発明の方法は、酸素
または水素のイオン注入のドーズ量を制御することによ
り、レジスト膜の表面硬化している膜厚の如何にかかわ
らず有効な方法である。酸素または水素のイオン注入の
ドーズ量は、任意であるが、これらのイオンによる膜表
面の硬化作用の弊害を回避するために、通常、初めに行
なわれる高ドーズのイオン注入よりも低いドーズ量であ
ることが望ましい。また、これらの酸素または水素のイ
オンは、基板に注入されてもなんら素子の特性に悪影響
を与えることはない。
[Function] Usually, by performing high-dose ion implantation, the surface of the resist is modified into a film containing many carbon atoms.
It is difficult to oxidize in an acidic solution. According to the method of the present invention, the carbon-carbon bond in a film can be weakened by allowing an oxygen atom or a hydrogen atom to enter a film having many carbon atoms. As a result, the film can be easily oxidized and removed only with the acidic solution. The method of the present invention is an effective method by controlling the dose amount of oxygen or hydrogen ion implantation regardless of the surface-hardened film thickness of the resist film. The dose of oxygen or hydrogen ion implantation is arbitrary, but in order to avoid the adverse effect of the hardening effect on the film surface due to these ions, it is usually lower than the high dose ion implantation initially performed. Is desirable. Also, these oxygen or hydrogen ions do not adversely affect the characteristics of the device even if they are implanted into the substrate.

【0010】[0010]

【実施例】【Example】

(実施例1)以下本発明の一実施例のパターン形成方法
について、図1を参照しながら説明する。
(Embodiment 1) Hereinafter, a pattern forming method according to an embodiment of the present invention will be described with reference to FIG.

【0011】図1(a)では基板1上に、ノボラック樹
脂とナフトキノンジアジドよりなるレジスト(東京応化
製TSMR−V3)2を1.5ミクロン厚に形成する。
図1(b)では、イオン注入用の所望のマスク3を介し
てi線ステッパ(NA0.50)にて露光4を行い、こ
の後、露光後加熱、現像により、ポジ型のパターン2A
を形成した(図1(c))。次に高ドーズ(5X1
16)のAs+5をパターン2Aをマスクとして基板に
注入した。
In FIG. 1A, a resist (TSMR-V3 made by Tokyo Ohka Kabushiki Kaisha) 2 made of novolac resin and naphthoquinone diazide 2 is formed on the substrate 1 to a thickness of 1.5 μm.
In FIG. 1B, an exposure 4 is performed with an i-line stepper (NA 0.50) through a desired mask 3 for ion implantation, and thereafter, a positive pattern 2A is formed by heating after exposure and development.
Was formed (FIG. 1 (c)). Next high dose (5X1
0 16 ) As + 5 was injected into the substrate using the pattern 2A as a mask.

【0012】この後図1(d)では、4X1012の酸素
6を注入して、膜表面を酸化され易く改質した。この後
図1(e)では、130℃で硫酸:過酸化水素水=5:
1の酸性溶液10分にて洗浄をおこなったところ、レジ
ストパターン2Aは、残さやパーティクルなく完全に除
去できた。
Thereafter, in FIG. 1D, 4 × 10 12 of oxygen 6 was injected to modify the film surface so that it was easily oxidized. Thereafter, in FIG. 1E, at 130 ° C., sulfuric acid: hydrogen peroxide solution = 5:
When the washing was performed with the acidic solution of No. 1 for 10 minutes, the resist pattern 2A could be completely removed without any residue or particles.

【0013】(実施例2)以下本発明の一実施例のパタ
ーン形成方法について、図2を参照しながら説明する。
(Embodiment 2) A pattern forming method according to an embodiment of the present invention will be described below with reference to FIG.

【0014】図2(a)では基板1上に、(表1)の組
成であるエネルギー線により酸を発生する化合物と酸に
より保護基が脱離してアルカリ可溶性となる樹脂を含む
DUVレジスト7を1.5ミクロン厚に形成する。
In FIG. 2A, a DUV resist 7 containing a compound which generates an acid by an energy ray having a composition of (Table 1) and a resin which becomes alkali-soluble when the protecting group is eliminated by the acid is formed on the substrate 1 in FIG. 2A. Form to a thickness of 1.5 microns.

【0015】[0015]

【表1】 [Table 1]

【0016】図2(b)ではイオン注入用の所望のマス
ク3を介してKrFエキシマレーザステッパ(NA0.
42)にて露光4’を行い、この後、露光後加熱、現像
により、ポジ型のパターン7Aを形成した(図2
(c))。次に高ドーズ(5X10 16)のAs+5をパ
ターン7Aをマスクとして基板に注入した。
In FIG. 2B, the desired mass for ion implantation is
KrF excimer laser stepper (NA0.
42), exposure 4 ′ is performed, and then post-exposure heating and development are performed.
To form a positive pattern 7A (see FIG. 2).
(C)). Next high dose (5X10 16) As+5
The substrate was injected using the turn 7A as a mask.

【0017】この後図2(d)では、5X1013の水素
8を注入して、膜表面を酸化され易く改質した。この後
図2(e)では、130℃で硫酸:過酸化水素水=5:
1の酸性溶液10分にて洗浄をおこなったところ、レジ
ストパターン7Aは、残さやパーティクルなく完全に除
去できた。
After that, in FIG. 2D, 5 × 10 13 hydrogen 8 was injected to modify the film surface so that it was easily oxidized. After that, in FIG. 2E, at 130 ° C., sulfuric acid: hydrogen peroxide solution = 5:
When cleaning was performed with the acidic solution of No. 1 for 10 minutes, the resist pattern 7A could be completely removed without any residue or particles.

【0018】なお、本発明に使用される酸性溶液として
は、硫酸、過酸化水素水、硝酸、または、これらの中か
らの混合溶液などが考えられるがこれらの限りではな
い。本発明に使用されるレジストとしては、ノボラック
樹脂とナフトキノンジアジドよりなるレジスト、酸によ
り保護基が脱離してアルカリ可溶性となる樹脂とエネル
ギー線により酸を発生する化合物よりなるレジストな
ど、任意の有機、無機レジストが挙げられる。
The acidic solution used in the present invention may be, but is not limited to, sulfuric acid, hydrogen peroxide solution, nitric acid, or a mixed solution thereof. As the resist used in the present invention, a resist consisting of a novolak resin and naphthoquinonediazide, a resist consisting of a resin that becomes alkali-soluble by elimination of a protective group by an acid and a compound that generates an acid by energy rays, such as any organic, An inorganic resist can be used.

【0019】[0019]

【発明の効果】以上のように本発明によれば、従来の方
法では困難であったイオン注入後のレジスト除去を、簡
易的に、完璧に行うことができる。スループットやプロ
セスコストの著しい低減というメリットも兼ね備えてい
ることから、素子の生産性、歩留りを向上させた、極め
て工業的価値が大きい半導体装置の製造方法と言える。
As described above, according to the present invention, the resist removal after ion implantation, which has been difficult by the conventional method, can be simply and completely performed. Since it also has the merit of significantly reducing throughput and process cost, it can be said to be a method of manufacturing a semiconductor device having extremely high industrial value with improved element productivity and yield.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施例1におけるパターン形成方法の
工程断面図
FIG. 1 is a process sectional view of a pattern forming method according to a first embodiment of the present invention.

【図2】本発明の実施例2におけるパターン形成方法の
工程断面図
FIG. 2 is a process sectional view of a pattern forming method according to a second embodiment of the present invention.

【図3】従来のパターン形成方法の工程断面図FIG. 3 is a process sectional view of a conventional pattern forming method.

【符号の説明】[Explanation of symbols]

1 基板 2 レジスト 3 マスク 4 i線光 4’KrFエキシマレーザ光 5 As+ 6 O+ 7 DUVレジスト 8 H+ 2A,7A パターン1 substrate 2 resist 3 mask 4 i-ray light 4'KrF excimer laser light 5 As + 6 O + 7 DUV resist 8 H + 2A, 7A pattern

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】基板上にレジストを形成する工程と、 所望のマスクを用いて露光し、現像によりレジストパタ
ーンを形成する工程と、 前記レジストパターンをマスクとして基板にイオン注入
を行う工程と、 前記イオン注入のドーズ量よりも低い酸素または水素の
イオン注入を行なう工程と、 酸性溶液により前記レジストパターンを除去する工程と
を備えたパターン形成方法。
1. A step of forming a resist on a substrate, a step of exposing using a desired mask and forming a resist pattern by development, a step of implanting ions into the substrate using the resist pattern as a mask, A pattern forming method comprising: a step of implanting oxygen or hydrogen ions having a dose lower than the dose of ion implantation; and a step of removing the resist pattern with an acidic solution.
JP03918193A 1993-03-01 1993-03-01 Method for manufacturing semiconductor device Expired - Fee Related JP3266963B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP03918193A JP3266963B2 (en) 1993-03-01 1993-03-01 Method for manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP03918193A JP3266963B2 (en) 1993-03-01 1993-03-01 Method for manufacturing semiconductor device

Publications (2)

Publication Number Publication Date
JPH06252043A true JPH06252043A (en) 1994-09-09
JP3266963B2 JP3266963B2 (en) 2002-03-18

Family

ID=12545949

Family Applications (1)

Application Number Title Priority Date Filing Date
JP03918193A Expired - Fee Related JP3266963B2 (en) 1993-03-01 1993-03-01 Method for manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP3266963B2 (en)

Also Published As

Publication number Publication date
JP3266963B2 (en) 2002-03-18

Similar Documents

Publication Publication Date Title
TW505976B (en) Method for forming micro-pattern of semiconductor device
JPH0122728B2 (en)
JP3051817B2 (en) Method for manufacturing semiconductor device
US6656646B2 (en) Fabrication method of semiconductor integrated circuit device
US6780736B1 (en) Method for image reversal of implant resist using a single photolithography exposure and structures formed thereby
JP3266963B2 (en) Method for manufacturing semiconductor device
JPS6150377B2 (en)
US5472826A (en) Semiconductor device fabrication method
JP3592805B2 (en) Photoresist pattern forming method
JP2002148809A (en) Method for producing resist substrate and resist substrate
JP2578930B2 (en) Pattern formation method
KR100584498B1 (en) Method for removing photoresist pattern
KR0142837B1 (en) A method for forming fine pattern of semiconductor device
JPH06338452A (en) Formation method of resist pattern
JPH10312994A (en) Manufacture of semiconductor device
JPS588131B2 (en) Manufacturing method of semiconductor device
JP2000241990A (en) Photoresist pattern forming method
JP2598054B2 (en) Semiconductor device manufacturing method
JPH04338960A (en) Resist pattern forming method
JP2003092242A (en) Manufacturing method of semiconductor device
JPH05142788A (en) Formation of resist pattern
JPH06349765A (en) Ion implantation method
JPH11231544A (en) Resist mask structure, method for accelerating sensitivity of chemically amplified resist and pattern forming method
KR19990055782A (en) Method of forming fine pattern of semiconductor device
JPH1041309A (en) Wiring formation method of semiconductor device

Legal Events

Date Code Title Description
FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080111

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090111

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090111

Year of fee payment: 7

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 8

Free format text: PAYMENT UNTIL: 20100111

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 9

Free format text: PAYMENT UNTIL: 20110111

LAPS Cancellation because of no payment of annual fees