JPH0612613B2 - Semiconductor memory device - Google Patents
Semiconductor memory deviceInfo
- Publication number
- JPH0612613B2 JPH0612613B2 JP61058205A JP5820586A JPH0612613B2 JP H0612613 B2 JPH0612613 B2 JP H0612613B2 JP 61058205 A JP61058205 A JP 61058205A JP 5820586 A JP5820586 A JP 5820586A JP H0612613 B2 JPH0612613 B2 JP H0612613B2
- Authority
- JP
- Japan
- Prior art keywords
- control circuit
- data
- cell
- circuit
- access control
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 239000004065 semiconductors Substances 0.000 title claims description 14
- 238000006243 chemical reactions Methods 0.000 claims description 3
- 241000204060 Streptomycetaceae Species 0.000 claims 3
- 230000000875 corresponding Effects 0.000 description 21
- 238000010586 diagrams Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
Description
DETAILED DESCRIPTION [Outline] A semiconductor memory device according to the present invention includes a plurality of cell blocks, a refresh control circuit for sequentially refreshing the plurality of cell blocks, and a plurality of cell blocks. An access control circuit for accessing and an ECC circuit provided in a data path between the access control circuit and the plurality of cell blocks are provided, and data input / output from the access control circuit is The ECC circuit converts the converted data into predetermined bits (so-called code) and stores the converted data in the plurality of cell blocks. Accordingly, when the access control circuit performs the access operation to the plurality of cell blocks, even if the specific cell block is refreshed and the access operation to the cell block being refreshed cannot be performed ( That is, even if correct data (code) cannot be read / written with respect to the cell block being refreshed), the ECC circuit can reproduce the data on the side of the access control circuit into correct data, which is viewed from the outside. At that time, without being affected by the refresh,
It becomes possible to perform a predetermined access operation.
The present invention relates to a semiconductor memory device, and more particularly to a dynamic memory having a normal access control circuit and a refresh control path.
FIG. 3 exemplifies a semiconductor memory device (dynamic RAM) of this type in the prior art, which includes eight cell blocks 10 'to 17', each cell block having a predetermined memory cell array, word decoder, A column decoder, etc. are provided. Reference numeral 2'denotes a refresh control circuit. The block address and the row address signal output from the refresh control circuit 2'indicate a predetermined cell block and a row address in the cell block (to a predetermined word line). (Corresponding) is sequentially selected, and the memory cells corresponding to each word line of the plurality of cell blocks are sequentially refreshed. On the other hand, 3'is a normal access control circuit, which is designated by the address signal according to an address signal (consisting of a block address, a row address and a column address) externally input to the access control street 3 '. A predetermined memory cell (corresponding to a row address and a column address specified at that time) in a predetermined cell block (corresponding to a block address specified at that time) is selected, and the selected memory cell is selected. Then, predetermined data is written from the outside or predetermined data is read from the selected memory cell to the outside. The refresh control circuit 2'and the access control circuit 3'also supply a drive clock for driving each circuit element (for example, a decoder) provided therein to each cell block. There is.
Reference numeral 4'denotes a comparison circuit, which compares the block address output from the refresh control circuit 2'with the block address output from the access control circuit 3 '. Then, when the refresh control circuit 2'selects a predetermined cell block (for example, 10 ') (that is, when the memory cells in the cell block 10' are being refreshed), the access control circuit 3 ' When the comparison circuit 4'detects that the same cell block (that is, 10 ') is selected (detected by matching the block addresses output from the control circuits 2'and 3'), the comparison circuit 4 ' The operation of the access control circuit 3'is temporarily stopped by the output from '.
On the other hand, when the access control circuit 3'selects a predetermined cell block and the comparison circuit 4'detects that the refresh control circuit 2'selects the same cell block, the comparison is performed. The output of the circuit 4'temporarily suspends the operation of the refresh control circuit 2 ', so that the refresh for the cell block is carried over to the next time.
As described above, in the conventional semiconductor memory device as shown in FIG. 3, while a specific cell block is being refreshed, the cell block being refreshed is externally accessed (that is, the cell block being refreshed is accessed). The data of the cell block cannot be read / written). In such a case, the operation of the access control circuit 3'is temporarily interrupted, and the external circuit connected to the semiconductor memory device is interrupted. There was a serious problem that the operation had to be interrupted once and the function was interrupted.
The present invention has been made to solve such a problem. Even if the access operation to the cell block being refreshed cannot be performed, the correct data is transmitted through the access control circuit regardless of the fact. It is capable of reading and writing, and enables a predetermined access operation (an operation as a so-called pseudo-static memory) without being affected by the refresh when viewed from the outside even though it is a dynamic memory.
In order to solve such a problem, according to the present invention, a plurality of cell blocks, a refresh control circuit for sequentially refreshing the plurality of cell blocks, and an access circuit for accessing the plurality of cell blocks are provided. A control circuit and an ECC circuit provided in a data path between the access control circuit and the plurality of cell blocks, and data input / output from the access control circuit is predetermined by the ECC circuit. A semiconductor memory device is provided, which is converted into bit conversion data and stored in the plurality of cell blocks, and a word line to be refreshed and a word line to be accessed are independently selected.
According to the above configuration, even if the conversion data stored in the plurality of cell blocks does not include data corresponding to the cell block being refreshed, the ECC circuit causes the access control circuit side The data can be reproduced as correct data.
In this case, as an example, when 8-bit data is stored in the semiconductor memory device, the 8-bit data is converted into 12-bit data (code) by the ECC circuit, and each cell block (that is, 12-bit data) is converted. Even if one bit of the 12 bits (corresponding to the cell block being refreshed) is lost by storing the data in the access control circuit side (8 bits). Data) can be reproduced as correct data.
The 8-bit data is set to 1 by the ECC circuit.
By converting the data into 5-bit data (code) and storing the data in each cell block (that is, 15 cell blocks), even if two bits out of the 15 bits are lost, the ECC circuit is lost for a reason described later. Thus, the data (8-bit data) on the side of the access control circuit can be reproduced as correct data.
FIG. 1 shows the configuration of a semiconductor memory device as one embodiment of the present invention. In the device shown in FIG.
Input / output from the outside via the access control circuit 3 8
Twelve cell blocks 100 to 111 are provided to store bit data, and each cell block is provided with a predetermined memory cell array, word decoder, column decoder, and the like. Reference numeral 2 denotes a refresh control circuit, which sequentially selects a predetermined cell block and a row address in the cell block by a block address and a row address signal output from the refresh control circuit 2, The memory cells corresponding to each word line of the cell block are sequentially refreshed. On the other hand, 3 is a normal access control circuit, which is based on an address signal (consisting of a row address and a column address signal) input to the access control circuit 3 from the outside. Predetermined memory cells (corresponding to the row address and the column address specified at that time) in each cell block 100 to 111 are simultaneously selected, and E is selected for each selected memory cell as described later.
Predetermined data is written in parallel via the CC circuit 5, or predetermined data is read out in parallel from the selected memory via the ECC circuit 5. Also in the circuit shown in FIG. 1, the refresh control circuit 2 and the access control circuit 3 drive respective circuit elements (for example, a decoder) provided therein for each cell block. A drive clock for 5
Is an ECC circuit which will be described in detail later. 6 holds 8-bit data output from the ECC circuit 5 and inputs / outputs predetermined 1-bit data to / from the access control circuit 1 /
8 decoder.
Reference numerals 400 to 411 are selection circuits provided corresponding to the plurality of cell blocks 100 to 111, respectively, and the selection circuits cause the row address from the refresh control circuit 2 and the access control circuit 3 to The row address and the incoming row address are selectively supplied to the row decoder in the corresponding cell block. That is, when the refresh control circuit 2 selects a predetermined cell block (for example, 100) (that is, when the cell block 100 is being refreshed), the row address received from the refresh control circuit 2 is the cell. The memory cell corresponding to the row address supplied to the row decoder in the block 100 is refreshed, and during such a refresh period, the access control circuit 3 thereafter performs an access operation to the cell block 100. Is prohibited. On the other hand, when the access control circuit 3 is performing an access operation to each cell block, thereafter, the refresh control circuit 2 is prohibited from performing a refresh operation to a specific cell block.
Therefore, if no cell block is refreshed, the normal access control circuit 3
When a read operation from a specific memory cell in each of the cell blocks 100 to 111 is performed, 12-bit data is read in parallel and input to the ECC circuit 5. When a read operation from a specific memory cell in each of the cell blocks 100 to 111 is performed by the normal access control circuit 3 while (for example, 100) is being refreshed, the cell block 100 being refreshed is refreshed. On the other hand, the access operation is prohibited, the data is not read from the cell block 100, and the 11-bit read data in which the read data from the cell block 100 is missing is parallel to the ECC circuit 5
Entered in.
Here, the ECC circuit 5 corrects the error even if any bit of the 12-bit data (code) to be read from the cell block 100 to 111 side is missing (but only one). And has a function of reproducing 8-bit correct data (an ECC circuit having such a function is well known), and as a result, even if one cell block is being refreshed, as described above. , 11-bit data (code) with 1 bit missing
Can be converted into correct 8-bit data and the 8-bit data can be output to the 1/8 decoder 6 side. Then, by transmitting a predetermined block address signal from the access control circuit 3 to the 1/8 decoder 6, 1-bit data corresponding to the desired block address is selected and read out to the outside.
On the other hand, when a predetermined write data corresponding to a predetermined block address in the semiconductor memory device is input from an external circuit, a predetermined block address signal is sent from the access control circuit 3 to the 1/8 decoder 6. At the same time as sending, the write data is output, and the data corresponding to the predetermined block address among the 8-bit data held in the 1/8 decoder 6 is rewritten, and thus the newly rewritten 8 Bit data is the ECC
It is converted into 12-bit data (code) by the circuit 5 and written in each corresponding memory cell (corresponding to a predetermined row address and column address) in each cell block 100 to 111.
In the ECC circuit 5, 12-bit data read from each of the cell blocks 100 to 111 as described above (when any cell block is refreshed, data corresponding to the cell block is lost 11 Even immediately after reproducing (bit data) into 8-bit data, the 8-bit data is inversely converted into 12-bit data (code), and the inversely-converted 12-bit data is generated in each cell block 100. To 111 corresponding memory cells are operated to be written back.
By the way, the 8-bit data input from the external circuit as described above is converted into 12-bit data (code) in the ECC circuit 5 and written in each corresponding memory cell in the 12 cell blocks. However, in this case, if a specific cell block (for example, 100) is being refreshed, the cell block 100 cannot be accessed, and the memory cell in the cell block 100 has a predetermined data (code). ) Is not written, and predetermined data (code) is written only to the remaining cell blocks 100 to 111. Then, when data is read from each of the predetermined memory cells in the plurality of cell blocks 100 to 111, the cell block that was being refreshed at the time of writing (that is, 10
0) and another cell block (for example, 101) is being refreshed, the cell block 101
Can not be assessed against the cell block 10
Data will not be read from 1. In such a case, as described above, since the predetermined data has not been written in the cell block 100 at the time of immediately before writing, the read data from the cell blocks 100 and 101 is eventually lost at the time of reading (that is, The data (code) in which the 2-bit data is missing will be input to the ECC circuit 5.
In order to deal with such a situation, in another embodiment of the present invention, the ECC circuit 5 is an ECC circuit capable of 2-bit correction (of the predetermined bit data (code), 2
An ECC circuit is used that can reproduce any bit data within the range up to the bit to correct data of a predetermined bit. In addition, as in the above-mentioned example, assuming that the data input / output from the outside via the access control circuit 3 is 8 bits, the ECC circuit 5 is
The circuit configuration is such that bit data is converted into 15-bit data (code), and the number of the cell blocks is 15 accordingly. By doing so, even if any 2 bits of the 15 data (codes) are lost at the time of the reading due to the above-mentioned reason, this can be reproduced as the correct data of 8 bits.
FIG. 2 shows the selection circuit shown in FIG.
2) schematically shows the configuration of 0), and is shown in FIG. 2 when the cell block 100 is selected by the block address (block selection signal SR) output from the refresh control circuit 2. The block selection signal SR becomes high level, and therefore the transistors Q 02 to Q n are transmitted via the transistors Q 01 to Q n1 which are always on.
n2 is turned on, and the row address signals RA 0 to RA n supplied from the refresh control circuit 2 remain as the signal A.
0 to become the A n are input to the row decoder provided in the cell block 100, a memory cell corresponding to a predetermined word line is refreshed. When the block selection signal SR becomes high level in this way, a high level access operation block selection signal SA supplied from the access control circuit 3 to the selection circuit of each cell block.
Are prohibited from being input to the transistors Q 04 to Q n4 of the selection circuit 400.
On the other hand, when the high level block selection signal SA is supplied from the access control circuit 3 to the selection circuit 400 when the cell block 100 is not refreshed,
The transistors Q 03 to Q n3 are turned on via the transistors Q 04 to Q n4 which are always on, and the row address signals AA 0 to AA supplied from the access control circuit 3 are supplied.
n becomes the signals A 0 to A n as they are and the cell block
The column address signal (not shown) supplied from the row decoder provided in the cell block 100 and further supplied from the access control circuit 3 is also inputted into the column decoder provided in the cell block 100, so that a predetermined value can be obtained. The access operation (data read / write) is performed on the memory cell corresponding to the address of.
According to the present invention, even if the access operation to the cell block being refreshed cannot be performed, correct data can be read and written via the access control circuit regardless of the fact that it is a dynamic memory. As seen from the outside, the predetermined access operation can be immediately performed without the influence of the refresh.
FIG. 1 is a block diagram showing a configuration of a semiconductor memory device as an embodiment of the present invention, FIG. 2 is a circuit diagram showing one specific example of a selection circuit used in the device of FIG. 1, and FIG. FIG. 6 is a block diagram illustrating the configuration of a conventional semiconductor memory device. (Explanation of symbols) 100, 101, ... 111: Cell block, 2: Refresh control circuit, 3: Access control circuit, 400, 401 ... 411: Selection circuit, 5: ECC (Error Collecting Code) circuit, 6: 1/8 Decoder, 10 ', 11' ... 17 ': cell block, 2': refresh control circuit, 3 ': access control circuit, 4': comparison circuit.
Claims (2)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61058205A JPH0612613B2 (en) | 1986-03-18 | 1986-03-18 | Semiconductor memory device |
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61058205A JPH0612613B2 (en) | 1986-03-18 | 1986-03-18 | Semiconductor memory device |
| US07/026,519 US4766573A (en) | 1986-03-18 | 1987-03-17 | Semiconductor memory device with error correcting circuit |
| KR8702378A KR910002501B1 (en) | 1986-03-18 | 1987-03-17 | Semiconductor memory device with error correcting circuit |
| DE8787400607T DE3781294T2 (en) | 1986-03-18 | 1987-03-18 | SEMICONDUCTOR MEMORY ARRANGEMENT. |
| EP87400607A EP0238417B1 (en) | 1986-03-18 | 1987-03-18 | Semiconductor memory device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS62222497A JPS62222497A (en) | 1987-09-30 |
| JPH0612613B2 true JPH0612613B2 (en) | 1994-02-16 |
Family
ID=13077532
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61058205A Expired - Lifetime JPH0612613B2 (en) | 1986-03-18 | 1986-03-18 | Semiconductor memory device |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4766573A (en) |
| EP (1) | EP0238417B1 (en) |
| JP (1) | JPH0612613B2 (en) |
| KR (1) | KR910002501B1 (en) |
| DE (1) | DE3781294T2 (en) |
Families Citing this family (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2514954B2 (en) * | 1987-03-13 | 1996-07-10 | 三菱電機株式会社 | IC card |
| JPH0814985B2 (en) * | 1989-06-06 | 1996-02-14 | 富士通株式会社 | Semiconductor memory device |
| JPH0748320B2 (en) * | 1989-07-24 | 1995-05-24 | セイコー電子工業株式会社 | Semiconductor non-volatile memory |
| JPH04144000A (en) * | 1990-10-03 | 1992-05-18 | Mitsubishi Electric Corp | Semiconductor memory device |
| JP2741112B2 (en) * | 1991-03-29 | 1998-04-15 | シャープ株式会社 | Digital modulation method and digital modulation device |
| KR940010838B1 (en) * | 1991-10-28 | 1994-11-17 | 김광호 | Data output control circuit |
| US7064376B2 (en) * | 1996-05-24 | 2006-06-20 | Jeng-Jye Shau | High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines |
| US20050036363A1 (en) * | 1996-05-24 | 2005-02-17 | Jeng-Jye Shau | High performance embedded semiconductor memory devices with multiple dimension first-level bit-lines |
| US5748547A (en) * | 1996-05-24 | 1998-05-05 | Shau; Jeng-Jye | High performance semiconductor memory devices having multiple dimension bit lines |
| EP0837392A1 (en) * | 1996-10-21 | 1998-04-22 | Texas Instruments Incorporated | A memory device with an error correction function |
| JP3177207B2 (en) * | 1998-01-27 | 2001-06-18 | インターナショナル・ビジネス・マシーンズ・コーポレ−ション | Refresh interval control apparatus and method, and computer |
| US6668341B1 (en) * | 1999-11-13 | 2003-12-23 | International Business Machines Corporation | Storage cell with integrated soft error detection and correction |
| JP3938842B2 (en) * | 2000-12-04 | 2007-06-27 | 富士通株式会社 | Semiconductor memory device |
| JP4001724B2 (en) * | 2001-03-29 | 2007-10-31 | 富士通株式会社 | Semiconductor memory device |
| JP4782302B2 (en) * | 2001-04-18 | 2011-09-28 | 富士通セミコンダクター株式会社 | Semiconductor memory device |
| US20030009721A1 (en) * | 2001-07-06 | 2003-01-09 | International Business Machines Corporation | Method and system for background ECC scrubbing for a memory array |
| JP4768163B2 (en) | 2001-08-03 | 2011-09-07 | 富士通セミコンダクター株式会社 | Semiconductor memory |
| JP4041358B2 (en) * | 2002-07-04 | 2008-01-30 | 富士通株式会社 | Semiconductor memory |
| KR100481820B1 (en) | 2002-09-26 | 2005-04-11 | (주)실리콘세븐 | SRAM comPatible Memory Device comPensating an outPut data with Parity and OPerating Method thereof |
| JP4300462B2 (en) * | 2003-04-23 | 2009-07-22 | 富士フイルム株式会社 | Information recording / reproducing method and apparatus |
| EP1657723B1 (en) * | 2003-08-18 | 2013-03-06 | Fujitsu Semiconductor Limited | Semiconductor memory and operation method of semiconductor memory |
| JP2005327437A (en) * | 2004-04-12 | 2005-11-24 | Nec Electronics Corp | Semiconductor storage device |
| US7099221B2 (en) * | 2004-05-06 | 2006-08-29 | Micron Technology, Inc. | Memory controller method and system compensating for memory cell data losses |
| US20060010339A1 (en) * | 2004-06-24 | 2006-01-12 | Klein Dean A | Memory system and method having selective ECC during low power refresh |
| US7340668B2 (en) * | 2004-06-25 | 2008-03-04 | Micron Technology, Inc. | Low power cost-effective ECC memory system and method |
| US7116602B2 (en) | 2004-07-15 | 2006-10-03 | Micron Technology, Inc. | Method and system for controlling refresh to avoid memory cell data losses |
| US6965537B1 (en) | 2004-08-31 | 2005-11-15 | Micron Technology, Inc. | Memory system and method using ECC to achieve low power refresh |
| US7894289B2 (en) | 2006-10-11 | 2011-02-22 | Micron Technology, Inc. | Memory system and method using partial ECC to achieve low power refresh and fast access to data |
| US7900120B2 (en) | 2006-10-18 | 2011-03-01 | Micron Technology, Inc. | Memory system and method using ECC with flag bit to identify modified data |
| JP5216244B2 (en) * | 2007-05-31 | 2013-06-19 | 株式会社東芝 | Data refresh apparatus and data refresh method |
| JP5127350B2 (en) * | 2007-07-31 | 2013-01-23 | 株式会社東芝 | Semiconductor memory device |
| US8473808B2 (en) | 2010-01-26 | 2013-06-25 | Qimonda Ag | Semiconductor memory having non-standard form factor |
| US9514800B1 (en) * | 2016-03-26 | 2016-12-06 | Bo Liu | DRAM and self-refresh method |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE2247835C3 (en) * | 1972-09-29 | 1978-10-05 | Siemens Ag, 1000 Berlin Und 8000 Muenchen | |
| US3811117A (en) * | 1972-10-19 | 1974-05-14 | Ibm | Time ordered memory system and operation |
| IT1041882B (en) * | 1975-08-20 | 1980-01-10 | Honeywell Inf Systems | Shared memory semiconductors and related recarica system |
| JPS5564690A (en) * | 1978-11-06 | 1980-05-15 | Nippon Telegr & Teleph Corp <Ntt> | Error detection and correction system of semiconductor memory device |
| US4506362A (en) * | 1978-12-22 | 1985-03-19 | Gould Inc. | Systematic memory error detection and correction apparatus and method |
| JPS5683896A (en) * | 1979-12-11 | 1981-07-08 | Nec Corp | Memory circuit |
| EP0054023A1 (en) * | 1980-06-02 | 1982-06-23 | Mostek Corporation | Semiconductor memory for use in conjunction with error detection and correction circuit |
| US4542454A (en) * | 1983-03-30 | 1985-09-17 | Advanced Micro Devices, Inc. | Apparatus for controlling access to a memory |
-
1986
- 1986-03-18 JP JP61058205A patent/JPH0612613B2/en not_active Expired - Lifetime
-
1987
- 1987-03-17 KR KR8702378A patent/KR910002501B1/en not_active IP Right Cessation
- 1987-03-17 US US07/026,519 patent/US4766573A/en not_active Expired - Lifetime
- 1987-03-18 DE DE8787400607T patent/DE3781294T2/en not_active Expired - Lifetime
- 1987-03-18 EP EP87400607A patent/EP0238417B1/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US4766573A (en) | 1988-08-23 |
| DE3781294T2 (en) | 1992-12-17 |
| KR910002501B1 (en) | 1991-04-23 |
| KR870009389A (en) | 1987-10-26 |
| JPS62222497A (en) | 1987-09-30 |
| EP0238417B1 (en) | 1992-08-26 |
| EP0238417A2 (en) | 1987-09-23 |
| DE3781294D1 (en) | 1992-10-01 |
| EP0238417A3 (en) | 1989-11-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP3898152B2 (en) | Storage device with operation function and operation storage method | |
| JP4237958B2 (en) | Method for storing and reading data in nonvolatile memory device | |
| US5761222A (en) | Memory device having error detection and correction function, and methods for reading, writing and erasing the memory device | |
| US4876670A (en) | Variable delay circuit for delaying input data | |
| EP0563082B1 (en) | Hidden refresh of a dynamic random access memory | |
| US4610000A (en) | ROM/RAM/ROM patch memory circuit | |
| DE69937909T2 (en) | Clock synchronous memory arrangement with high-speed cycle | |
| US6510537B1 (en) | Semiconductor memory device with an on-chip error correction circuit and a method for correcting a data error therein | |
| US4612640A (en) | Error checking and correction circuitry for use with an electrically-programmable and electrically-erasable memory array | |
| CA1165893A (en) | Error-correcting system | |
| US4562555A (en) | Semiconductor memory device | |
| US4958352A (en) | Semiconductor memory device with error check and correcting function | |
| KR960001106B1 (en) | Semiconductor memory | |
| US7458004B2 (en) | Semiconductor storage device | |
| US4130900A (en) | Memory with common read/write data line and write-in latch circuit | |
| US6459630B2 (en) | Semiconductor memory device having replacing defective columns with redundant columns | |
| EP0360526B1 (en) | Semiconductor memory device having flash write function | |
| US4899312A (en) | Semiconductor memory | |
| US4542454A (en) | Apparatus for controlling access to a memory | |
| US5208778A (en) | Dynamic-type semiconductor memory device operable in test mode and method of testing functions thereof | |
| US6252800B1 (en) | Semiconductor memory device | |
| US4051460A (en) | Apparatus for accessing an information storage device having defective memory cells | |
| US7266759B2 (en) | Semiconductor integrated circuit device and error checking and correcting method thereof | |
| US5457696A (en) | Semiconductor memory having internal test circuit | |
| EP0509485B1 (en) | Semiconductor integrated circuit having post-package testing function for error detection and correction circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EXPY | Cancellation because of completion of term |