JPH0546281Y2 - - Google Patents

Info

Publication number
JPH0546281Y2
JPH0546281Y2 JP1985098677U JP9867785U JPH0546281Y2 JP H0546281 Y2 JPH0546281 Y2 JP H0546281Y2 JP 1985098677 U JP1985098677 U JP 1985098677U JP 9867785 U JP9867785 U JP 9867785U JP H0546281 Y2 JPH0546281 Y2 JP H0546281Y2
Authority
JP
Japan
Prior art keywords
lead
package
package member
lead frame
metal layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP1985098677U
Other languages
Japanese (ja)
Other versions
JPS628644U (en
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1985098677U priority Critical patent/JPH0546281Y2/ja
Publication of JPS628644U publication Critical patent/JPS628644U/ja
Application granted granted Critical
Publication of JPH0546281Y2 publication Critical patent/JPH0546281Y2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Lead Frames For Integrated Circuits (AREA)

Description

【考案の詳細な説明】 〔産業上の利用分野〕 本考案は半導体素子が収容されるセラミツクパ
ツケージ(以下、パツケージと称す)に用いられ
るリードフレームに関し、より詳細には黒鉛等の
治具を使用することなく、リードフレーム自体の
弾性を利用することによつてリード端子をパツケ
ージ部材の金属層(メタライズ金属層)に圧接さ
せ、リード端子を銀ロウ等のロウ材を介し、パツ
ケージ部材のメタライズ金属層に正確にロウ付け
することができる連結型のリードフレームの改良
に関するものである。
[Detailed description of the invention] [Industrial application field] The present invention relates to a lead frame used in a ceramic package (hereinafter referred to as a package) in which a semiconductor element is housed, and more specifically, the present invention relates to a lead frame used in a ceramic package (hereinafter referred to as a package) in which a semiconductor element is housed. By using the elasticity of the lead frame itself, the lead terminal is pressed against the metal layer (metallized metal layer) of the package member, and the lead terminal is bonded to the metallized metal layer of the package member through a brazing material such as silver solder. The present invention relates to an improvement in a connected lead frame that can be accurately brazed to layers.

〔従来の技術〕[Conventional technology]

従来、リード付け電子部品、例えば集積回路素
子を収納するためのICパツケージは第2図に示
すように、セラミツク、ガラス等の電気絶縁材料
から成り、その上面及び側面にモリブデン
(Mo)、タングステン(W)、マンガン(Mn)等
の高融点金属粉末から成るメタライズ金属層21
を有する絶縁基体18と、集積回路素子を外部回
路に電気的に接続するために前記メタライズ金属
層21にロウ付けされた外部リード端子12と蓋
体22とから構成されており、その内部に集積回
路素子23が収納され、気密封止されて半導体装
置となる。
Conventionally, an IC package for housing leaded electronic components, such as integrated circuit elements, is made of an electrically insulating material such as ceramic or glass, and has molybdenum (Mo), tungsten ( metallized metal layer 21 made of high melting point metal powder such as W), manganese (Mn), etc.
It consists of an insulating base 18 having a The circuit element 23 is housed and hermetically sealed to form a semiconductor device.

かかる従来の半導体パツケージは、リード端子
12をパツケージ部材としての絶縁基体18側面
のメタライズ金属層21に銀ロウ等のロウ材を介
しロウ付けする場合、黒鉛等から成る治具内に絶
縁基体18及び表面にロウ材がクラツド(被着)
されているリード端子12を収納し、該治具によ
つて絶縁基体18側面のメタライズ金属層21と
リード端子12とが圧接するように位置合わせを
行い、しかる後、これを約800℃のロウ付け用の
炉中に通し、ロウ材を加熱溶融させることによつ
てパツケージ部材としての絶縁基体18側面のメ
タライズ金属層21にリード端子12をロウ付け
していた。
In such a conventional semiconductor package, when the lead terminal 12 is brazed to the metallized metal layer 21 on the side surface of the insulating base 18 as a package member through a brazing material such as silver solder, the insulating base 18 and the insulating base 18 are placed in a jig made of graphite or the like. Brazing metal is clad on the surface.
The lead terminals 12 that have been placed in the The lead terminals 12 were brazed to the metallized metal layer 21 on the side surface of the insulating base 18 as a package member by passing the soldering material through a furnace for heating and melting it.

しかしながら、この方法によれば、絶縁基体1
8の側面メタライズ金属層21にリード端子12
を位置決め接合させるのに黒鉛等から成る治具が
必要であり、該治具内での絶縁基体18とリード
端子12との位置決めが非常に手間を要するこ
と、またこの黒鉛等から成る治具は絶縁基体18
及びリード端子12の形状に対応させて個々に準
備しなければならず、極めて汎用性が悪いもので
あること等から、製品としての半導体パツケージ
を高コストとする欠点を有していた。
However, according to this method, the insulating substrate 1
The lead terminal 12 is attached to the side metallized metal layer 21 of 8.
A jig made of graphite or the like is required to position and join the two, and positioning the insulating base 18 and the lead terminals 12 within the jig is very time-consuming. Insulating base 18
It has to be prepared individually according to the shape of the lead terminal 12, and it has extremely poor versatility, which has the drawback of making the semiconductor package as a product expensive.

また前記治具を使用してパツケージ部材として
の絶縁基体18の側面メタライズ金属層21にリ
ード端子12をロウ付けした場合、治具を構成す
る黒鉛が絶縁基体18のメタライズ金属層21表
面やリード端子12表面に付着してしまい、その
結果、次の工程においてリード端子12等表面に
めつきを施すと、該リード端子12等の表面には
黒鉛が付着していることから、めつき金属層は良
好に被着せず、めつき金属層に密着不良やピンホ
ール(孔)を発生してしまうという欠点を有して
いた。
Furthermore, when the lead terminal 12 is brazed to the metallized metal layer 21 on the side surface of the insulating base 18 as a package member using the jig, the graphite constituting the jig may be attached to the surface of the metallized metal layer 21 of the insulating base 18 or the lead terminal. As a result, when plating is applied to the surface of the lead terminal 12 etc. in the next step, since graphite is attached to the surface of the lead terminal 12 etc., the plating metal layer will be removed. It has the disadvantage that it does not adhere well and causes poor adhesion and pinholes in the plated metal layer.

そこで上記欠点を改良するため、第3図に示す
ような複数個のリード端子12、を有する一対の
リードフレーム13,13を、両側に絶縁基体1
8を載置するための棚部15を有する複数個の連
結板14で連結して成る半導体パツケージ用連結
型リードフレーム11が提案されている。この半
導体パツケージ用連結型リードフレーム11は隣
接する連結板14,14の相対向する棚部15,
15上に絶縁基体18を載置すると共に該棚部1
5,15の弾性を利用して絶縁基体18を押圧挟
持し、これによつて絶縁基体18の側面メタライ
ズ金属層とリード端子12との位置決めを行い、
しかる後、ロウ付け用炉中に通すことにより、絶
縁基体18のメタライズ金属層とリード端子12
とをロウ付けしていた。
Therefore, in order to improve the above drawback, a pair of lead frames 13, 13 having a plurality of lead terminals 12 as shown in FIG.
A connected lead frame 11 for a semiconductor package has been proposed, which is connected by a plurality of connecting plates 14 having a shelf section 15 on which a lead frame 8 is placed. This connected lead frame 11 for a semiconductor package has shelf portions 15 facing each other of adjacent connecting plates 14, 14,
The insulating base 18 is placed on the shelf 15 and the shelf 1
5 and 15 to press and hold the insulating base 18, thereby positioning the side metallized metal layer of the insulating base 18 and the lead terminal 12,
Thereafter, the metallized metal layer of the insulating substrate 18 and the lead terminal 12 are bonded by passing it through a brazing furnace.
and were soldered together.

しかしながら、この方法によると連結型リード
フレーム11は絶縁基体18とリード端子12と
の位置ずれを防止するために、絶縁基体18の外
形寸法に対応させて正確に打抜き加工しなければ
ならず、そのため絶縁基体18を隣接する連結板
14,14の棚部15,15上に載置し、該連結
板14,14の弾性を利用して絶縁基体18を押
圧挟持する場合、絶縁基体18を棚部15上に載
置する際には、連結板14,14を押し拡げなけ
ればならず、その際連結板14に過度の力が加わ
ると連結板14は変形してしまい、その結果、連
結板14が絶縁基体18を押圧挟持できなくなつ
て、絶縁基体18の側面メタライズ金属層とリー
ド端子12とを正確に位置決め接合することがで
きず、リード端子12をメタライズ金属層に正確
にロウ付けできないという欠点を有していた。
However, according to this method, the connected lead frame 11 must be accurately punched in accordance with the external dimensions of the insulating base 18 in order to prevent misalignment between the insulating base 18 and the lead terminals 12. When the insulating base 18 is placed on the shelves 15, 15 of adjacent connecting plates 14, 14 and the insulating base 18 is pressed and held using the elasticity of the connecting plates 14, 14, the insulating base 18 is placed on the shelves 15, 15 of the adjacent connecting plates 14, 14. 15, the connecting plates 14, 14 must be pushed apart, and if excessive force is applied to the connecting plates 14 at this time, the connecting plates 14 will be deformed, and as a result, the connecting plates 14 is unable to press and hold the insulating base 18, and the metallized metal layer on the side surface of the insulating base 18 and the lead terminal 12 cannot be accurately positioned and joined, and the lead terminal 12 cannot be accurately brazed to the metallized metal layer. It had drawbacks.

〔考案の目的〕[Purpose of invention]

本考案は前記欠点に鑑み案出されたもので、リ
ード端子をパツケージ部材に当接位置決めする際
のリードフレームの変形を皆無としてリード端子
の位置ずれを防止し、リード端子をパツケージ部
材に極めて精度良くロウ付けすることができる新
規なリードフレームを提供することをその目的と
する。
The present invention was devised in view of the above-mentioned drawbacks, and eliminates deformation of the lead frame when positioning the lead terminal in contact with the package member, thereby preventing the lead terminal from shifting in position, and allowing the lead terminal to be placed in contact with the package member with extremely high accuracy. The purpose is to provide a new lead frame that can be well brazed.

〔問題点を解決するための手段〕[Means for solving problems]

本考案は複数個のリード端子を有する一対のリ
ードフレームをパツケージ部材を載置するための
棚部及びパツケージ部材に当接し位置決めするた
めの爪部を両側に有する連結板で連結して成る半
導体パツケージ用連結型リードフレームにおい
て、前記両爪部間の連結板にスリツトを形成した
ことを特徴とするものである。
The present invention is a semiconductor package in which a pair of lead frames each having a plurality of lead terminals are connected by a connecting plate having a shelf section on which a package member is placed and a hook section on both sides for abutting and positioning the package member. The connecting type lead frame is characterized in that a slit is formed in the connecting plate between the two claw parts.

〔実施例〕〔Example〕

次に本考案を第1図に示す実施例に基づき詳細
に説明する。
Next, the present invention will be explained in detail based on the embodiment shown in FIG.

第1図は本考案の半導体パツケージ用連結型リ
ードフレームの位置実施例を示し、全体として1
で示す連結型リードフレームは複数個のリード端
子2を有する一対のリードフレーム3,3と該一
対のリードフレーム3,3を連結する複数個の連
結板4,4とで構成されている。
FIG. 1 shows an example of the position of a connected lead frame for a semiconductor package according to the present invention.
The connected lead frame shown in is composed of a pair of lead frames 3, 3 having a plurality of lead terminals 2, and a plurality of connecting plates 4, 4 that connect the pair of lead frames 3, 3.

前記リードフレーム3には複数個のリード端子
2が一定の間隔で櫛歯状に取着形成されており、
該リード端子2の間隔はパツケージ部材8の側面
に形成したメタライズ金属層9の間隔に対応させ
た間隔となつている。
A plurality of lead terminals 2 are attached to the lead frame 3 at regular intervals in a comb-like shape,
The spacing between the lead terminals 2 corresponds to the spacing between the metallized metal layers 9 formed on the side surface of the package member 8.

また前記各リード端子2の一主面、即ちパツケ
ージ部材8との当接面側には銀ロウ等のロウ材が
クラツド(被着)されており、リード端子2をパ
ツケージ部材8のメタライズ金属層9に圧接する
よう位置決めをした後、約800℃の炉中に通し、
銀ロウ等を加熱溶融させると各リード端子2はパ
ツケージ部材8のメタライズ金属層9にロウ付け
されるようになつている。
Further, one main surface of each lead terminal 2, that is, the side that comes into contact with the package member 8, is covered with a brazing material such as silver solder, and the lead terminal 2 is bonded to the metallized metal layer of the package member 8. After positioning it so that it is in pressure contact with 9, it is passed through a furnace at about 800℃,
When silver solder or the like is heated and melted, each lead terminal 2 is brazed to the metallized metal layer 9 of the package member 8.

前記リードフレーム3及びリード端子2はコバ
ール(Fe−Ni−Co)や42Alloy等の金属から成
り、板状の金属体を従来周知の打抜加工法により
打抜くことによつて形成される。
The lead frame 3 and lead terminals 2 are made of metal such as Kovar (Fe-Ni-Co) or 42Alloy, and are formed by punching a plate-shaped metal body using a conventionally known punching method.

前記複数個のリード端子2を有する一対のリー
ドフレーム3,3は複数個のコ字状の連結板4に
よつて連結されており、該連結板4はそれぞれの
頂部両側にはパツケージ部材8が載置される棚部
5とパツケージ部材に当接し位置決めをするため
の爪部6がそれぞれ形成されている。
The pair of lead frames 3, 3 having the plurality of lead terminals 2 are connected by a plurality of U-shaped connecting plates 4, each of which has a package member 8 on both sides of its top. Claw portions 6 are formed for abutting and positioning the shelf portion 5 and the package member on which the package is placed.

前記連結板4はリードフレーム3,3への取着
間隔がパツケージ部材8の外形寸法に対応した間
隔となつており、隣接する連結板4,4の相対向
する棚部5,5にパツケージ部材8の両端を載置
させることによつてパツケージ部材8は連結板
4,4上で該パツケージ部材8の側面メタライズ
金属層9が各リード端子2の先端と圧接するよう
に支持される。また同時に隣接する連結板4,4
の相対向する爪部6,6によつて連結板4,4上
に支持されたパツケージ部材8は当接位置決めさ
れ、パツケージ部材8はその遊動が阻止されるこ
ととなつて、パツケージ部材8の位置決めが確実
となる。
The connecting plates 4 are attached to the lead frames 3, 3 at intervals corresponding to the external dimensions of the package member 8, and the package members are attached to the opposing shelves 5, 5 of the adjacent connecting plates 4, 4. By placing both ends of the package member 8, the package member 8 is supported on the connecting plates 4, 4 such that the side metallized metal layer 9 of the package member 8 is in pressure contact with the tip of each lead terminal 2. At the same time, adjacent connecting plates 4, 4
The package member 8 supported on the connecting plates 4, 4 by the opposing claws 6, 6 is positioned in contact with the package member 8, and the movement of the package member 8 is prevented, so that the package member 8 is Positioning becomes reliable.

かくしてパツケージ部材8を隣接する連結板
4,4の棚部5,5上に該連結板4,4(及び爪
部6,6)を押し拡げて載置し、爪部6,6で当
接位置決めすることによつてパツケージ部材8の
両側面に被着形成されたメタライズ金属層9(例
えば、Mo,W,Mn等の高融点金属層)に、銀
ロウ等のロウ材がクラツド(被着)されたリード
端子2を圧接位置決めするとともに、これを約
800℃のロウ付け用炉中に通し、ロウ材を加熱溶
融させることによつてリード端子2をパツケージ
部材8の所定側面メタライズ金属層9に接続せし
める。
In this way, the package member 8 is placed on the shelves 5, 5 of the adjacent connecting plates 4, 4 with the connecting plates 4, 4 (and the claws 6, 6) spread apart, and the claws 6, 6 are brought into contact with each other. By positioning the metallized metal layer 9 (for example, a high melting point metal layer such as Mo, W, Mn, etc.) that is deposited on both sides of the package member 8, a brazing material such as silver solder is clad (deposited). ) and position the lead terminal 2 for pressure welding.
The lead terminal 2 is connected to the metallized metal layer 9 on a predetermined side surface of the package member 8 by passing it through a brazing furnace at 800° C. and heating and melting the brazing material.

本考案の半導体パツケージ用連結型リードフレ
ームにおいては連結板4の両側に形成した爪部
6,6間にスリツトを形成しておくことが重要で
ある。このため第1図に示すように連結板4の爪
部6,6間にはスリツト7が形成されている。こ
のように連結板4の爪部6,6間にスリツト7を
形成するとパツケージ部材8を隣接する連結板
4,4の棚部5,5上に載置する際に連結板4,
4(及び爪部6,6)を過度の力で押し拡げたと
しても、その力の一部はスリツト7で吸収される
こととなり、連結板4(及び爪部6)が変形する
ことはなく、パツケージ部材8は爪部6,6によ
つて当接位置決めされ、パツケージ部材8はその
位置決めが極めて正確となる。
In the connected lead frame for semiconductor packages of the present invention, it is important to form slits between the claws 6 formed on both sides of the connecting plate 4. For this purpose, as shown in FIG. 1, a slit 7 is formed between the claw portions 6, 6 of the connecting plate 4. By forming the slits 7 between the claws 6, 6 of the connecting plates 4 in this way, when the package member 8 is placed on the shelves 5, 5 of the adjacent connecting plates 4, 4, the connecting plates 4,
Even if the connecting plate 4 (and the claws 6, 6) are pushed apart with excessive force, part of that force will be absorbed by the slit 7, and the connecting plate 4 (and the claws 6) will not be deformed. , the package member 8 is positioned in abutment by the claws 6, 6, and the position of the package member 8 is extremely accurate.

〔考案の効果〕[Effect of idea]

叙上の如く、本考案においては複数個のリード
端子を有する一対のリードフレームを連結する両
側に棚部及び爪部を有する連結板の爪部間にスリ
ツトを設けたことから、連結板の棚部に該連結板
(及び爪部)を押し拡げてパツケージ部材を載置
する際、連結板及び爪部に過度の力が加わつたと
してもその力の一部はスリツトに吸収されること
となり、連結板及び爪部は変形することがなく、
パツケージ部材をしつかりと位置決めして、リー
ド端子をパツケージ部材の所定側面メタライズ金
属層に極めて正確にロウ付けすることができる。
また、本考案においてはパツケージ部材とリード
端子とを位置決めするに際し黒鉛治具の使用が一
切不要であることから製品としての半導体パツケ
ージを極めて安価となすことができ、更には、リ
ード端子ロウ付け後、リード端子やパツケージ部
材のメタライズ金属層表面にめつきを行う場合、
めつき金属層の密着不良やピンホール等の発生を
皆無となすことも可能となる。
As mentioned above, in the present invention, a slit is provided between the claws of the connecting plate which has shelves and claws on both sides that connect a pair of lead frames each having a plurality of lead terminals. Even if an excessive force is applied to the connecting plate and the claw part when pushing the connecting plate (and the claw part) apart and placing the package member on the part, part of that force will be absorbed by the slit. The connecting plate and claws do not deform,
With the package member tightly positioned, the lead terminal can be brazed to a predetermined side metallization layer of the package member with great precision.
In addition, since the present invention does not require the use of graphite jigs at all when positioning the package members and lead terminals, the semiconductor package as a product can be made extremely inexpensive. , when plating the surface of the metallized metal layer of lead terminals or package cage members,
It is also possible to completely eliminate the occurrence of poor adhesion or pinholes in the plated metal layer.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案の一実施例を示す斜視図、第2
図は従来のICパツケージの断面図、第3図は従
来例の斜視図である。 1……連結型リードフレーム、2……リード端
子、3……リードフレーム、4……連結板、5…
…棚部、6……爪部、7……スリツト、8……パ
ツケージ部材、9……メタライズ金属層。
Fig. 1 is a perspective view showing one embodiment of the present invention;
The figure is a sectional view of a conventional IC package, and FIG. 3 is a perspective view of the conventional example. DESCRIPTION OF SYMBOLS 1...Connection type lead frame, 2...Lead terminal, 3...Lead frame, 4...Connection plate, 5...
... Shelf portion, 6 ... Claw portion, 7 ... Slit, 8 ... Package member, 9 ... Metallized metal layer.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 複数個のリード端子を有する一対のリードフレ
ームを、連結板で連結して成る半導体パツケージ
用連結型リードフレームにおいて、前記連結板は
パツケージ部材を載置するための棚部と、パツケ
ージ部材のリード端子がろう付けされない二側面
に圧接する爪部とをその両側に有すると共に、拡
がり容易性を付与するスリツトが形成されて成る
ことを特徴とする半導体パツケージ用連結型リー
ドフレーム。
In a connected lead frame for a semiconductor package, which is formed by connecting a pair of lead frames each having a plurality of lead terminals with a connecting plate, the connecting plate has a shelf section on which a package member is placed, and a lead terminal of the package member. What is claimed is: 1. A connected lead frame for a semiconductor package, characterized in that the lead frame has claws on both sides of the lead frame that press against the two sides to which the lead frame is not soldered, and a slit that facilitates expansion.
JP1985098677U 1985-06-27 1985-06-27 Expired - Lifetime JPH0546281Y2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1985098677U JPH0546281Y2 (en) 1985-06-27 1985-06-27

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1985098677U JPH0546281Y2 (en) 1985-06-27 1985-06-27

Publications (2)

Publication Number Publication Date
JPS628644U JPS628644U (en) 1987-01-19
JPH0546281Y2 true JPH0546281Y2 (en) 1993-12-03

Family

ID=30966843

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1985098677U Expired - Lifetime JPH0546281Y2 (en) 1985-06-27 1985-06-27

Country Status (1)

Country Link
JP (1) JPH0546281Y2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5294074A (en) * 1976-02-04 1977-08-08 Hitachi Ltd Leading-in frame
JPS5626457A (en) * 1979-08-11 1981-03-14 Daido Steel Co Ltd Connecting method for conductive terminal
JPS59117238A (en) * 1982-12-24 1984-07-06 Hitachi Ltd Manufacture of semiconductor device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5294074A (en) * 1976-02-04 1977-08-08 Hitachi Ltd Leading-in frame
JPS5626457A (en) * 1979-08-11 1981-03-14 Daido Steel Co Ltd Connecting method for conductive terminal
JPS59117238A (en) * 1982-12-24 1984-07-06 Hitachi Ltd Manufacture of semiconductor device

Also Published As

Publication number Publication date
JPS628644U (en) 1987-01-19

Similar Documents

Publication Publication Date Title
JP3758408B2 (en) Ceramic electronic components
US4775917A (en) Thermal compensated circuit board interconnect apparatus and method of forming the same
US3778887A (en) Electronic devices and method for manufacturing the same
EP0217678B1 (en) Chip carrier alignment device and alignment method
GB1013333A (en) Improvements in the connection of electrical devices to printed wiring
US5441430A (en) Electrical lead for surface mounting of substrates
KR101321190B1 (en) Folded frame carrier for mosfet bga
JPH0546281Y2 (en)
US5092034A (en) Soldering interconnect method for semiconductor packages
JPH04230001A (en) Modified housing assembly
JPH09205264A (en) Packaging board, its manufacturing method, and circuit board used for packaging board
JPS6362096B2 (en)
JPH083018Y2 (en) Connected lead frame for semiconductor package
US5005070A (en) Soldering interconnect method and apparatus for semiconductor packages
JPH083020Y2 (en) Connected lead frame for semiconductor package
JP2887298B2 (en) Brazing joining method
JPS607494Y2 (en) semiconductor equipment
JPH04299544A (en) Manufacture of film carrier semiconductor device
KR810001418Y1 (en) Semiconductor device
JPH03156935A (en) Die bonding in hybrid integrated circuit
JPH0583188B2 (en)
JPS6199359A (en) Hybrid integrated circuit device
JPH0497537A (en) Package method of semiconductor device
JPH06140274A (en) Composite electronic part
JPH02281610A (en) Lead frame and manufacture of electronic component package using same