JPH0541462A - Semiconductor integrated circuit device - Google Patents

Semiconductor integrated circuit device

Info

Publication number
JPH0541462A
JPH0541462A JP19672591A JP19672591A JPH0541462A JP H0541462 A JPH0541462 A JP H0541462A JP 19672591 A JP19672591 A JP 19672591A JP 19672591 A JP19672591 A JP 19672591A JP H0541462 A JPH0541462 A JP H0541462A
Authority
JP
Japan
Prior art keywords
semiconductor integrated
integrated circuit
lead frame
circuit device
present
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP19672591A
Other languages
Japanese (ja)
Inventor
Akira Nakada
章 中田
Satoshi Sawada
智 澤田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Original Assignee
Seiko Epson Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp filed Critical Seiko Epson Corp
Priority to JP19672591A priority Critical patent/JPH0541462A/en
Publication of JPH0541462A publication Critical patent/JPH0541462A/en
Pending legal-status Critical Current

Links

Landscapes

  • Shielding Devices Or Components To Electric Or Magnetic Fields (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

PURPOSE:To reduce unnecessary radiation and prevent erroneous operation of a product by using a bonding agent which contains ferromagnetic powder such as ferrite powder so as to bond a sealed package with a lead frame. CONSTITUTION:A bonding agent 5 which contains ferromagnetic powder such as ferrite powder is used to bond a sealed package 6 with a lead frame 4. This means that an inductance is inserted into connection terminals of a semiconductor integrated circuit. A drastic change in output waveform is inhibited by the action of the inductance. It is, therefore, possible to obtain an output waveform having small harmonic components and inhibit unnecessary radiation from an output terminal.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、半導体集積回路におい
て、外部回路と接続するための接続端子の構造に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a structure of a connection terminal for connecting to an external circuit in a semiconductor integrated circuit.

【0002】[0002]

【従来の技術】現在、半導体集積回路は、数多くの電気
製品に利用され、小型、多機能化を実現してきた。
2. Description of the Related Art At present, semiconductor integrated circuits have been used in many electric products and have been made compact and multifunctional.

【0003】しかし最近、半導体集積回路の高速化、多
ピン化により、またその製品自身の高速化、小型化か
ら、半導体集積回路が原因となって製品の誤動作を引き
起こす事例が数多く見受けられる。
However, recently, due to the speeding up and increasing the number of pins of a semiconductor integrated circuit, and the speeding up and downsizing of the product itself, there are many cases in which the semiconductor integrated circuit causes a malfunction of the product.

【0004】半導体集積回路からの不要輻射は主にエネ
ルギーレベルの高い出力端子から輻射されるものであ
る。この様な不要輻射が発生する原因は、主に出力波形
が方形波であるために多くの高調波成分を含んでいるこ
とによる。したがって、出力端子から輻射される周波数
成分は基本波の他に基本波の近傍及び基本波の整数倍に
スペクトルを伴っている。
Unwanted radiation from a semiconductor integrated circuit is mainly radiated from an output terminal having a high energy level. The cause of such unnecessary radiation is that the output waveform is a square wave and thus contains many harmonic components. Therefore, the frequency component radiated from the output terminal has a spectrum in the vicinity of the fundamental wave and an integral multiple of the fundamental wave in addition to the fundamental wave.

【0005】近年、半導体集積回路の高集積度化が進む
につれて、集積される回路及び入力・出力の端子数は増
大する傾向にある。しかし、不要輻射の低減対策を行っ
ている端子は殆ど無く、半導体集積回路を使用して製品
を組む場合、その製品の回路基板上で自己防衛対策をと
らざるを得ないのが現状である。
As the degree of integration of semiconductor integrated circuits has increased in recent years, the number of integrated circuits and the number of input / output terminals tends to increase. However, there are almost no terminals that take measures for reducing unnecessary radiation, and when a semiconductor integrated circuit is used to assemble a product, the current situation is that self-defense measures must be taken on the circuit board of the product.

【0006】[0006]

【発明が解決しようとする課題】本発明は、この様な従
来技術の不具合点を解消するもので、従来の半導体集積
回路製造方法をなるべく変更せずに、半導体集積回路自
身を改良して、半導体集積回路からの不要輻射を低減す
る事を目的としている。
SUMMARY OF THE INVENTION The present invention solves the problems of the prior art as described above, and improves the semiconductor integrated circuit itself without changing the conventional semiconductor integrated circuit manufacturing method as much as possible. The purpose is to reduce unnecessary radiation from semiconductor integrated circuits.

【0007】[0007]

【課題を解決するための手段】本発明は、少なくとも1
個の半導体回路チップを含む1個以上のチップと、導電
性を有するリードフレームとを含み、封止容器で封止し
てなる、半導体集積回路装置において、封止容器とリー
ドフレームとの接着に、フェライト等の強磁性体を含有
した接着剤を用いる事を特徴としている。
SUMMARY OF THE INVENTION The present invention comprises at least one
In a semiconductor integrated circuit device including one or more chips including individual semiconductor circuit chips and a lead frame having conductivity, which is sealed with a sealing container, for bonding the sealing container and the lead frame. It is characterized by using an adhesive containing a ferromagnetic material such as ferrite.

【0008】[0008]

【作用】本発明の上記手段により、半導体集積回路の接
続端子に、インダクタンスが挿入された事と等価にな
り、そのインダクタンスの働きにより出力波形の急峻な
変化が抑制され、従って高調波成分の少ない出力波形が
得られ、出力端子からの不要輻射を抑制する事が可能と
なる。
According to the above-mentioned means of the present invention, it becomes equivalent to that an inductance is inserted in the connection terminal of the semiconductor integrated circuit, and the function of the inductance suppresses the steep change of the output waveform, so that the harmonic component is small. An output waveform can be obtained, and unnecessary radiation from the output terminal can be suppressed.

【0009】[0009]

【実施例】以下、実施例に基づいて本発明を詳細に説明
する。
EXAMPLES The present invention will be described in detail below based on examples.

【0010】図1は本発明を実施した半導体集積回路の
例である。本例では、安価で高い信頼性が得られるとさ
れるサーディップ型パッケージの場合を例としている。
FIG. 1 shows an example of a semiconductor integrated circuit embodying the present invention. In this example, the case of a sardip type package which is inexpensive and highly reliable is taken as an example.

【0011】図1及び図2の様に、上面の封止容器と下
面の封止容器とがリードフレームをまたいで接着される
が、接着剤がフェライトを含有しているため、あたかも
フェライトがリードフレームを挟んでいる様な形状とな
っている。
As shown in FIGS. 1 and 2, the sealing container on the upper surface and the sealing container on the lower surface are bonded to each other across the lead frame. However, since the adhesive contains ferrite, it is as if the ferrite leads. The shape is like sandwiching the frame.

【0012】リードフレームに流れる電流は磁界を発生
させるが、本発明においては、フェライトが磁界の変動
を抑制しようとするため、リードフレームに直列にイン
ダクタンスが挿入された様な効果を生じ、高い周波数の
成分が減衰させられる。
The current flowing in the lead frame generates a magnetic field, but in the present invention, since ferrite tries to suppress the fluctuation of the magnetic field, the effect that an inductance is inserted in series in the lead frame is produced and a high frequency is generated. The component of is attenuated.

【0013】図1及び図2の様に、本発明では、通常の
サーディップ型パッケージの製造工程とまったく変わら
ない。接着剤を、フェライトを含有したものに変更する
だけである。
As shown in FIGS. 1 and 2, according to the present invention, there is no difference from the manufacturing process of a normal sardip type package. Simply change the adhesive to one containing ferrite.

【0014】何も対策をしない場合、半導体集積回路の
出力波形は方形波であるため、図3の様な周波数成分を
含んでいた。
When no measures are taken, the output waveform of the semiconductor integrated circuit is a square wave, and therefore, the frequency components shown in FIG. 3 are included.

【0015】本特許を実施した場合の出力波形は、上述
の様にインダクタンスの働きにより急峻な変化が抑制さ
れるため、図4の様な周波数成分となる。
The output waveform in the case of implementing the present patent has a frequency component as shown in FIG. 4 because a sharp change is suppressed by the action of the inductance as described above.

【0016】図3と図4との比較により、不要輻射とな
って装置に悪影響を与える高調波成分が減少しているこ
とが明らかである。
It is clear from the comparison between FIG. 3 and FIG. 4 that the harmonic components that cause unwanted radiation and adversely affect the device are reduced.

【0017】[0017]

【発明の効果】以上述べてきた様に、本発明によれば、
フェライト等の強磁性体を含有した接着剤を用いること
により、半導体集積回路の出力端子からの高調波の不要
輻射を効果的に減少させる事が可能になった。
As described above, according to the present invention,
By using an adhesive containing a ferromagnetic material such as ferrite, it has become possible to effectively reduce unnecessary radiation of higher harmonics from the output terminal of the semiconductor integrated circuit.

【0018】従って、使用している半導体集積回路から
の不要輻射が原因となっての、製品の誤動作を防ぐこと
が可能になった。
Therefore, it is possible to prevent the malfunction of the product due to the unnecessary radiation from the semiconductor integrated circuit being used.

【0019】特に、本発明は、多数の出力端子を有する
大規模集積回路において著しく大きな効果を得ることが
できるであろう。
In particular, the present invention will be able to obtain a significant effect in a large scale integrated circuit having a large number of output terminals.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明を実施した半導体集積回路装置の構造
図。
FIG. 1 is a structural diagram of a semiconductor integrated circuit device embodying the present invention.

【図2】本発明を実施した半導体集積回路装置の断面
図。
FIG. 2 is a sectional view of a semiconductor integrated circuit device embodying the present invention.

【図3】従来技術による半導体集積回路装置の出力端子
からの出力波形の周波数成分の例図。
FIG. 3 is an example diagram of frequency components of an output waveform from an output terminal of a semiconductor integrated circuit device according to a conventional technique.

【図4】本発明を実施した半導体集積回路装置の出力端
子からの出力波形の周波数成分の例図。
FIG. 4 is an example diagram of frequency components of an output waveform from an output terminal of a semiconductor integrated circuit device embodying the present invention.

【符号の説明】[Explanation of symbols]

1 半導体回路チップ 2 ボンディングワイヤー 3 ダイパッド 4 リードフレーム 5 フェライトを含有した接着剤 6 封止容器 1 Semiconductor Circuit Chip 2 Bonding Wire 3 Die Pad 4 Lead Frame 5 Adhesive Containing Ferrite 6 Encapsulation Container

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】少なくとも1個の半導体回路チップを含む
1個以上のチップと、導電性を有するリードフレームと
を含み、封止容器で封止してなる、半導体集積回路装置
において、 封止容器とリードフレームとの接着に、フェライト等の
強磁性体を含有した接着剤を用いる事を特徴とする半導
体集積回路装置。
1. A semiconductor integrated circuit device comprising one or more chips including at least one semiconductor circuit chip and a lead frame having conductivity, which is sealed with a sealing container. A semiconductor integrated circuit device characterized in that an adhesive containing a ferromagnetic material such as ferrite is used to bond the lead frame and the lead frame.
JP19672591A 1991-08-06 1991-08-06 Semiconductor integrated circuit device Pending JPH0541462A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP19672591A JPH0541462A (en) 1991-08-06 1991-08-06 Semiconductor integrated circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP19672591A JPH0541462A (en) 1991-08-06 1991-08-06 Semiconductor integrated circuit device

Publications (1)

Publication Number Publication Date
JPH0541462A true JPH0541462A (en) 1993-02-19

Family

ID=16362560

Family Applications (1)

Application Number Title Priority Date Filing Date
JP19672591A Pending JPH0541462A (en) 1991-08-06 1991-08-06 Semiconductor integrated circuit device

Country Status (1)

Country Link
JP (1) JPH0541462A (en)

Similar Documents

Publication Publication Date Title
US6713868B2 (en) Semiconductor device having leadless package structure
US7342300B2 (en) Integrated circuit incorporating wire bond inductance
JP2006310800A (en) Circuit arrangement
JPH0480950A (en) Semiconductor integrated circuit device
JPH04212444A (en) Integrated circuit provided with packaged encapsuled electronic device
US20050006730A1 (en) Semiconductor component and method of manufacturing same
JP2600366B2 (en) Semiconductor chip mounting method
JPH1084074A (en) Semiconductor package
JPH0541462A (en) Semiconductor integrated circuit device
US11688672B2 (en) Leadframe capacitors
WO2003012870A1 (en) Semiconductor device
JPS63132459A (en) Semiconductor package with built-in capacitor
US20080094780A1 (en) Solid Electrolytic Capacitor
JPH0555448A (en) Semiconductor integrated circuit device
JPS5814544A (en) Vessel for monolithic ic
JPH0555287A (en) Semiconductor integrated circuit device
CN220272479U (en) Power supply device with integrated packaging structure
JPH027459A (en) Semiconductor package
JPH04162557A (en) Lsi package
JPH11163250A (en) Composite component
JPS57118661A (en) Integrated circuit for noise prevention
JPH03196558A (en) Integrated circuit device
JPH04186667A (en) Semiconductor device
JPS59224152A (en) Integrated circuit device
JPS59143355A (en) Semiconductor integrated circuit device