JPH05327473A - Ill injector current supply circuit - Google Patents

Ill injector current supply circuit

Info

Publication number
JPH05327473A
JPH05327473A JP4154497A JP15449792A JPH05327473A JP H05327473 A JPH05327473 A JP H05327473A JP 4154497 A JP4154497 A JP 4154497A JP 15449792 A JP15449792 A JP 15449792A JP H05327473 A JPH05327473 A JP H05327473A
Authority
JP
Japan
Prior art keywords
current
circuit
injector
supply circuit
iil
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP4154497A
Other languages
Japanese (ja)
Inventor
Michio Fujii
教夫 藤井
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Rohm Co Ltd
Original Assignee
Rohm Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Rohm Co Ltd filed Critical Rohm Co Ltd
Priority to JP4154497A priority Critical patent/JPH05327473A/en
Publication of JPH05327473A publication Critical patent/JPH05327473A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To reduce the drop of voltage of a current supply circuit by amplifying a reference current by a current mirror circuit and generating an injector current. CONSTITUTION:A power supply circuit 10 serves as a current mirror circuit which consist mainly of the NPN type transistors TRQ6, Q8, etc. The bases of the TRQ6-Qn re connected with each other with their emitters also connected to each other. In such a constitution of the current mirror circuit, a reference current Iref is inverted and amplified into an inverted current. Then the current Iref supplied to the circuit 10 and the inverted circuit are jointed together and supplied to the IIL gate circuits 2, 3, etc., as an injector current Iinj. In this case, the current amplification factor is decided by the current driving ability ratio between the TRQ6 and the TRQ8-Qn. Then the current driving ability is decided by the sizes of the emitter areas of those TRs.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】この発明は、IILのインジェク
タ電流の供給回路に関し、詳しくは、バイポーラICの
構造の一種であるIILゲート構造からなるIILゲー
ト回路に対してインジェクタ電流を供給する回路の改良
に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an IIL injector current supply circuit, and more particularly, to an improved circuit for supplying an injector current to an IIL gate circuit having an IIL gate structure which is a kind of bipolar IC structure. Regarding

【0002】[0002]

【従来の技術】従来のIILのインジェクタ電流の供給
回路の例を図2に示す。ここで、1は電流供給回路、
2,3はIILゲート回路である。IILゲート回路2
は、IILゲート構造のNOTゲートであり、最も基本
的な構成である。他のIILゲート回路もこの基本的な
ゲート構造の組み合わせにより構成される。IIL構造
は集積度が高く、IIL−ICには、このようなIIL
ゲート回路が数多く具備される。
2. Description of the Related Art FIG. 2 shows an example of a conventional IIL injector current supply circuit. Here, 1 is a current supply circuit,
Reference numerals 2 and 3 are IIL gate circuits. IIL gate circuit 2
Is a NOT gate having an IIL gate structure and has the most basic configuration. Other IIL gate circuits are also configured by this combination of basic gate structures. The IIL structure has a high degree of integration.
A large number of gate circuits are provided.

【0003】そして、IILゲート回路は電流駆動型の
ゲート素子なので、電流供給回路1は、多数のIILゲ
ート回路2,3等が動作するために必要な電流を、イン
ジェクタ電流Iinj として供給する。この電流供給回路
1は、ICの集積度向上のためICに1つか2つ程度し
か設けないのが通常である。このため、インジェクタ電
流Iinj の電流値は、数mA〜数十mA程度が必要とさ
れる。しかも、各ゲート回路ごとに必要とされる駆動電
流の総和としての一定値で安定している必要がある。
Since the IIL gate circuit is a current-driven gate element, the current supply circuit 1 supplies the current necessary for the operation of a large number of IIL gate circuits 2 and 3 as the injector current Iinj. Usually, only one or two current supply circuits 1 are provided in the IC in order to improve the degree of integration of the IC. Therefore, the current value of the injector current Iinj is required to be about several mA to several tens mA. Moreover, it is necessary to be stable at a constant value as the sum of the drive currents required for each gate circuit.

【0004】そこで、従来の電流供給回路1は、論理I
Cの製造プロセスであっても製造が容易な微小電流値の
定電流回路を設けて、一旦、数十μA〜数百μA程度の
高精度の基準電流Iref を発生する。そして、ダーリン
トン接続されたトランジスタQ1,Q2により基準電流
Iref を増幅してインジェクタ電流Iinj を生成してい
る。このインジェクタ電流Iinj がトランジスタQ1,
Q2のバイアス抵抗R1,R2の抵抗比に従う増幅率に
よって定まるものであり、しかも基準電流Iref の精度
がよいので、インジェクタ電流Iinj も安定する。そこ
で、IILゲート回路2,3等が安定して動作し得る。
Therefore, the conventional current supply circuit 1 has the logic I
Even in the manufacturing process of C, a constant current circuit having a small current value that is easy to manufacture is provided to temporarily generate a highly accurate reference current Iref of about several tens μA to several hundreds μA. Then, the reference current Iref is amplified by the transistors Q1 and Q2 connected in Darlington to generate an injector current Iinj. This injector current Iinj is transferred to the transistor Q1,
The injector current Iinj is stable because it is determined by the amplification factor according to the resistance ratio of the bias resistors R1 and R2 of Q2 and the reference current Iref is accurate. Therefore, the IIL gate circuits 2 and 3 can operate stably.

【0005】[0005]

【発明が解決しようとする課題】このような従来のII
Lのインジェクタ電流の供給回路では、基準電流を増幅
してインジェクタ電流を生成するに際し、ダーリントン
トランジスタ回路を用い、バイアス抵抗により増幅率を
設定する。このため、この抵抗にて電圧降下が発生す
る。一方、ICの集積度の向上に伴う耐電圧対策やバッ
テリー電源の節約等の観点から、ICの電源電圧の低電
圧化の要請がある。IIL−ICにあっても例外ではな
く、この要請に対応しなければならない。
DISCLOSURE OF THE INVENTION Problems to be Solved by the Invention II
In the L injector current supply circuit, when the reference current is amplified to generate the injector current, the Darlington transistor circuit is used and the amplification factor is set by the bias resistor. Therefore, a voltage drop occurs at this resistor. On the other hand, there is a demand for lowering the power supply voltage of the IC from the viewpoints of measures against withstand voltage accompanying the improvement of the degree of integration of the IC and saving of battery power. The IIL-IC is no exception and must meet this requirement.

【0006】ところが、従来の構成の電流供給回路で
は、増幅用トランジスタでの電圧降下に加えて抵抗での
電圧降下もあり、降下する電圧値が大きい。しかも、I
ILゲートを動作させるためには、IILゲートへの電
圧は一定値以上を維持する必要がある。このままでは、
ICの電源電圧についての低電圧化の要請に応えられな
いので問題である。この発明の目的は、このような従来
技術の問題点を解決するものであって、インジェクタ電
流の生成に際し降下する電圧が小さくて済む構成のII
Lのインジェクタ電流の供給回路を実現することであ
る。
However, in the current supply circuit having the conventional configuration, there is a voltage drop across the resistor in addition to the voltage drop across the amplifying transistor, so that the voltage drop is large. Moreover, I
In order to operate the IL gate, the voltage to the IIL gate needs to be maintained above a certain value. If this goes on,
This is a problem because the demand for lowering the power supply voltage of the IC cannot be met. An object of the present invention is to solve the above-mentioned problems of the prior art, and to reduce the voltage that drops when the injector current is generated. II
It is to realize a supply circuit of L injector current.

【0007】[0007]

【課題を解決するための手段】このような目的を達成す
るこの発明のIILのインジェクタ電流の供給回路の構
成は、所定の基準電流を電流増幅することによりインジ
ェクタ電流を生成しIILゲート回路に供給するIIL
のインジェクタ電流の供給回路において、入力信号とし
て流入する前記基準電流を受け、前記基準電流が反転増
幅されて流出する反転電流を生成するカレントミラー回
路を備え、前記基準電流と前記反転電流との和の電流を
前記インジェクタ電流として出力するものである。
The structure of the injector current supply circuit for an IIL of the present invention which achieves the above object is to generate an injector current by amplifying a predetermined reference current and supply it to the IIL gate circuit. IIL
In the injector current supply circuit of, the current mirror circuit that receives the reference current that flows in as an input signal and generates an inversion current that is inverted and amplified by the reference current is output, and the sum of the reference current and the inversion current. Is output as the injector current.

【0008】具体的には、NPN型の第1,第2のトラ
ンジスタを具備し、第1,第2のトランジスタのベース
同士が接続され、第1,第2のトランジスタのエミッタ
同士が接続され、入力信号として流入する前記基準電流
を第1のトランジスタのコレクタに受け、前記基準電流
が反転増幅された反転電流を第2のトランジスタのコレ
クタに受けるカレントミラー回路を備え、前記エミッタ
の接続点からの電流を前記インジェクタ電流として出力
するものである。
Specifically, it comprises NPN type first and second transistors, the bases of the first and second transistors are connected to each other, and the emitters of the first and second transistors are connected to each other. A current mirror circuit is provided which receives the reference current flowing in as an input signal in the collector of the first transistor and receives the inverted current obtained by inverting and amplifying the reference current in the collector of the second transistor. A current is output as the injector current.

【0009】[0009]

【作用】このような構成のこの発明のIILのインジェ
クタ電流の供給回路では、IILゲートに供給するイン
ジェクタ電流を生成するに際し、ダーリントントランジ
スタではなくてカレントミラー回路を用いる。そして、
基準電流が反転増幅された反転電流を生成し、これらの
和の電流をインジェクタ電流とする。よって、バイアス
抵抗が不要であり、その抵抗による電圧降下も発生しな
い。したがって、電流供給回路における電圧降下が少な
くて済み、その分だけ従来よりも低い電源電圧であって
もIIL−ICを動作させることができる。
In the IIL injector current supply circuit of the present invention having such a configuration, the current mirror circuit is used instead of the Darlington transistor when the injector current to be supplied to the IIL gate is generated. And
The reference current is inverted and amplified to generate an inverted current, and the sum of these currents is used as the injector current. Therefore, the bias resistor is unnecessary and the voltage drop due to the resistor does not occur. Therefore, the voltage drop in the current supply circuit can be small, and the IIL-IC can be operated even by the power supply voltage lower than that in the past by that much.

【0010】[0010]

【実施例】以下、この発明の構成のIILのインジェク
タ電流の供給回路の一実施例について説明する。図1
は、その具体的な回路図であり、10は電流供給回路、
2,3はIILゲート回路である。IILゲート回路
2,3は、従来と同様のIILゲート構造の代表例とし
てのNOTゲートである。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of an IIL injector current supply circuit of the present invention will be described below. Figure 1
Is a concrete circuit diagram thereof, 10 is a current supply circuit,
Reference numerals 2 and 3 are IIL gate circuits. The IIL gate circuits 2 and 3 are NOT gates as a typical example of the conventional IIL gate structure.

【0011】電流供給回路10は、NPN型トランジス
タQ6,Q8等を主体としたカレントミラー回路であ
る。トランジスタQ6,Q8〜Qnは、そのベース同士
が互いに接続され、さらに、そのエミッタ同士も互いに
接続されている。トランジスタQ6は、そのコレクタに
基準電流Iref を受け、トランジスタQ8〜Qnは、そ
のコレクタが互いに接続されて電源Vccから反転電流を
流し込ませる。なお、図ではトランジスタQ8,Qnの
みが代表として表示されているが、実際にはもっと多数
のトランジスタが並列に接続されて増幅能力の増大が図
られている。
The current supply circuit 10 is a current mirror circuit mainly composed of NPN type transistors Q6 and Q8. The bases of the transistors Q6 and Q8 to Qn are connected to each other, and the emitters thereof are also connected to each other. Transistor Q6 receives reference current Iref at its collector, and transistors Q8-Qn have their collectors connected to each other and cause an inversion current to flow from power supply Vcc. In the figure, only the transistors Q8 and Qn are shown as a representative, but in reality, a larger number of transistors are connected in parallel to increase the amplification capability.

【0012】そして、これらの多数のトランジスタタQ
8〜Qnに十分なベース電流を供給すべく、通常のカレ
ントミラーでは直接接続されるトランジスタQ6のコレ
クタ,ベースにトランジスタQ7のベース,エミッタが
それぞれ接続されそのコレクタがトランジスタQ8等の
コレクタに接続される。このようなカレントミラー回路
により基準電流Iref が反転増幅されて反転電流が生成
され、そして、電流供給回路10に流入した基準電流I
ref と反転電流とは、合流させられて、インジェクタ電
流Iinj としてIILゲート回路2,3等に供給され
る。
[0012] And, these many transistor transistors Q
In order to supply a sufficient base current to 8 to Qn, in a normal current mirror, the collector and base of a transistor Q6, which are directly connected, are connected to the base and emitter of a transistor Q7, and the collector thereof is connected to the collectors of a transistor Q8 and the like. It The reference current Iref is inverted and amplified by such a current mirror circuit to generate an inverted current, and the reference current Iref flowing into the current supply circuit 10 is generated.
The ref and the reverse current are merged and supplied to the IIL gate circuits 2 and 3 as the injector current Iinj.

【0013】この場合、電流の増幅率がトランジスタQ
6とトランジスタQ8〜Qnとの電流駆動能力の比によ
って定まる。さらに、この駆動能力はこれらのトランジ
スタのエミッタ面積の大きさに従って定まる。つまり、
増幅率はトランジスタのエミッタ面積比によって定ま
る。ところで、IC等のトランジスタの製造工程にあっ
ては、素子の面積比については、高い精度が容易に達成
される。よって、基準電流Iref が正確な増幅率で増幅
されて正確な反転電流が生成されるので、これらの和で
あるインジェクタ電流Iinj の電流値も安定する。
In this case, the current amplification factor is the transistor Q.
6 and the current driving capability of the transistors Q8 to Qn. Furthermore, this drive capability is determined by the size of the emitter area of these transistors. That is,
The amplification factor is determined by the emitter area ratio of the transistor. By the way, in the manufacturing process of a transistor such as an IC, a high accuracy of the area ratio of elements can be easily achieved. Therefore, since the reference current Iref is amplified with an accurate amplification factor to generate an accurate inversion current, the current value of the injector current Iinj which is the sum of these is also stable.

【0014】しかも、この場合において、カレントミラ
ー回路ではバイアス抵抗を必要としない。このため、イ
ンジェクタ電流Iinj の生成に際しての電圧降下はトラ
ンジスタQ7,Q8におけるものだけである。したがっ
て、従来の抵抗における電圧降下の分だけ電源Vccの電
圧値が低くなった場合であっても、IILゲート回路
2,3等に対し十分な電流値のインジェクタ電流Iinj
を供給することができる。
Moreover, in this case, the current mirror circuit does not require a bias resistor. Therefore, the voltage drop when the injector current Iinj is generated is only in the transistors Q7 and Q8. Therefore, even if the voltage value of the power supply Vcc is reduced by the voltage drop in the conventional resistor, the injector current Iinj having a sufficient current value for the IIL gate circuits 2 and 3 and the like.
Can be supplied.

【0015】[0015]

【発明の効果】以上の説明から理解できるように、この
発明の構成のIILのインジェクタ電流の供給回路にあ
っては、カレントミラー回路により基準電流を増幅する
ことでインジェクタ電流を生成する。これにより、電流
供給回路での電圧降下が小さくて済む。その結果、電源
の低電圧化に対応できるという効果がある。
As can be understood from the above description, in the IIL injector current supply circuit of the present invention, the injector current is generated by amplifying the reference current by the current mirror circuit. As a result, the voltage drop in the current supply circuit can be small. As a result, there is an effect that it is possible to cope with a reduction in the voltage of the power supply.

【図面の簡単な説明】[Brief description of drawings]

【図1】図1は、この発明の構成のIILのインジェク
タ電流の供給回路の一実施例の回路図である。
FIG. 1 is a circuit diagram of an embodiment of an IIL injector current supply circuit having the configuration of the present invention.

【図2】図2は、従来のIILのインジェクタ電流の供
給回路の回路図である。
FIG. 2 is a circuit diagram of a conventional IIL injector current supply circuit.

【符号の説明】[Explanation of symbols]

1 電流供給回路 2,3 IILゲート回路 10 電流供給回路 1 current supply circuit 2, 3 IIL gate circuit 10 current supply circuit

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】所定の定電流を電流増幅することによりイ
ンジェクタ電流を生成しIILゲート回路に供給するI
ILのインジェクタ電流の供給回路において、 入力信号として流入する前記定電流を受け、前記定電流
が反転増幅されて流出する反転電流を生成するカレント
ミラー回路を備え、前記定電流と前記反転電流との和の
電流を前記インジェクタ電流として出力することを特徴
とするIILのインジェクタ電流の供給回路。
1. An injector current is generated by current amplification of a predetermined constant current and is supplied to an IIL gate circuit.
The injector current supply circuit for IL includes a current mirror circuit that receives the constant current that flows in as an input signal, generates a reverse current that is inverted and amplified by the constant current and outputs the constant current and the reverse current. An IIL injector current supply circuit, wherein a sum current is output as the injector current.
JP4154497A 1992-05-21 1992-05-21 Ill injector current supply circuit Pending JPH05327473A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4154497A JPH05327473A (en) 1992-05-21 1992-05-21 Ill injector current supply circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4154497A JPH05327473A (en) 1992-05-21 1992-05-21 Ill injector current supply circuit

Publications (1)

Publication Number Publication Date
JPH05327473A true JPH05327473A (en) 1993-12-10

Family

ID=15585542

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4154497A Pending JPH05327473A (en) 1992-05-21 1992-05-21 Ill injector current supply circuit

Country Status (1)

Country Link
JP (1) JPH05327473A (en)

Similar Documents

Publication Publication Date Title
JPS6014512A (en) Low voltage ic current source
US4228404A (en) Low voltage compound inverter buffer circuit
JPH08265060A (en) Voltage to current conversion circuit
US4675593A (en) Voltage power source circuit with constant voltage output
KR900000482B1 (en) Current mirror circuit
US4937515A (en) Low supply voltage current mirror circuit
JPH06180332A (en) Current detection circuit
JPH0680486B2 (en) Constant voltage circuit
JPH05327473A (en) Ill injector current supply circuit
JP3644156B2 (en) Current limit circuit
JPH03214808A (en) Voltage comparing circuit
US6392489B1 (en) Precise integrated current mirrors
US7411441B2 (en) Bias circuitry
JP3526484B2 (en) High input impedance circuit
JPH0720960A (en) Current generating device
US5345116A (en) IIL circuit and integrated circuit having the same
JPS5922112A (en) Current source circuit
JPH073690Y2 (en) Current mirror circuit
JPS6131644B2 (en)
JPH05343933A (en) Voltage-current conversion circuit
JPS6182521A (en) Differential type comparator circuit
JPH0151207B2 (en)
JPH0512812Y2 (en)
JPH08102627A (en) Semiconductor integrated circuit
JPH03156513A (en) Current inverting circuit

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060627

A521 Written amendment

Effective date: 20060825

Free format text: JAPANESE INTERMEDIATE CODE: A523

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Effective date: 20061017

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20061026

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 3

Free format text: PAYMENT UNTIL: 20091102

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 4

Free format text: PAYMENT UNTIL: 20101102

FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 5

Free format text: PAYMENT UNTIL: 20111102

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121102

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121102

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131102

Year of fee payment: 7

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250