JPH05299510A - Cad device for routing design - Google Patents

Cad device for routing design

Info

Publication number
JPH05299510A
JPH05299510A JP4122772A JP12277292A JPH05299510A JP H05299510 A JPH05299510 A JP H05299510A JP 4122772 A JP4122772 A JP 4122772A JP 12277292 A JP12277292 A JP 12277292A JP H05299510 A JPH05299510 A JP H05299510A
Authority
JP
Japan
Prior art keywords
wiring
feedthrough
routing
degree
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP4122772A
Other languages
Japanese (ja)
Inventor
Tokihito Okada
時仁 岡田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Steel Corp
Original Assignee
Nippon Steel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Steel Corp filed Critical Nippon Steel Corp
Priority to JP4122772A priority Critical patent/JPH05299510A/en
Publication of JPH05299510A publication Critical patent/JPH05299510A/en
Withdrawn legal-status Critical Current

Links

Abstract

PURPOSE:To narrower channel width by decreasing the degree of wiring congestion by correcting the position of global routing based on the information sent from a routing information means. CONSTITUTION:Routing information is inputted in step S1, and the allotment of feedthrough and the decision of in-channel route are conducted in step S2. The degree of wiring congestion in a channel region is computed by step S3, and the feedthrough routing between cells is corrected by step S4. A channel routing is conducted in step S5, and placement and routing information is outputted in step S6. Then, feedthrough is linearly arranged by global routing in the region where a feedthrough can be done, and each route is determined in all channels. The degree of congestion when the route is bent is computed, and the feedthrough position is shifted when the degree of congestion is decreased. The degree of congestion in the channel region is decreased by routing the feedthrough between cells in a bent form, and the area of the whole chips can be reduced by narrowing the channel width.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、標準セル方式LSIの
配線設計用に用いられる配線設計用CAD装置に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a wiring design CAD device used for wiring design of a standard cell type LSI.

【0002】[0002]

【従来の技術】従来の標準セル方式LSIの配線例を図
4に示す。配線は、セル列領域以外のチャネル領域で行
なわれるチャネル配線とセル列上を通過するフィードス
ルー配線に分かれる。フィードスルー配線は、セル上フ
ィードスルーとセル間フィードスルーの2通りあり、直
線で配線される。
2. Description of the Related Art An example of wiring of a conventional standard cell type LSI is shown in FIG. The wiring is divided into a channel wiring performed in a channel area other than the cell row area and a feedthrough wiring passing on the cell row. There are two types of feed-through wirings, an on-cell feed-through and an inter-cell feed-through, which are wired in a straight line.

【0003】[0003]

【発明が解決しようとする課題】従来は、フィードスル
ーは直線でしか配線されなかったが、フィードスルーに
も複雑な配線を施すことにより、チャネル領域内の配線
混雑度を減少させ、チャネル幅を小さくすることができ
るため、チップ全体の面積を小さくすることを目的とす
る。
Conventionally, the feedthrough was wired only in a straight line, but by providing complicated wiring in the feedthrough as well, the degree of wiring congestion in the channel region can be reduced and the channel width can be reduced. Since it can be made small, the purpose is to reduce the area of the entire chip.

【0004】[0004]

【課題を解決するための手段】上記の目的を達成するた
めの本発明に係る配線設計用CAD装置は、標準セル
と、この標準セルの配置情報を入力し、概略配線を行な
う配線手段と、前記標準セル間の配線領域内の配線情報
を得る配線情報手段とを備え、この配線情報手段からの
情報を基に前記概略配線の位置を修正するとともに前記
標準セルの位置情報と修正した配線の位置情報とを出力
することを特徴とするものである。
A CAD device for wiring design according to the present invention for achieving the above object comprises a standard cell and wiring means for inputting layout information of the standard cell and performing general wiring. Wiring information means for obtaining wiring information in the wiring area between the standard cells, and to correct the position of the general wiring based on the information from this wiring information means and the position information of the standard cell and the corrected wiring The position information is output.

【0005】[0005]

【作用】本発明は前記の構成によって、フィードスルー
を直線だけでなく、折り曲げて配線させることにより、
チャネル領域内の配線混雑度を変化させることができ
る。この時、配線混雑度を減少させる配線パターンを採
用することにより、チャネル幅を小さくすることができ
る。
According to the present invention, the feedthrough is not limited to a straight line but can be bent and wired by the above structure.
It is possible to change the degree of wiring congestion in the channel region. At this time, the channel width can be reduced by adopting a wiring pattern that reduces the degree of wiring congestion.

【0006】[0006]

【実施例】以下に本発明の実施例を図を参照して説明す
る。図1は、配線処理の流れ図、図2は、セル間フィー
ドスルー配線修正処理の流れ図、図3は、具体的適用例
である。本実施例の配線設計用CAD装置では、まず、
ステップS1で配線情報を入力し、この情報に基づき概
略配線(フィードスルーの割り付けとチャネル内配線経
路の決定)を行う(ステップS2)。ステップS3では
チャネル領域内の配線混雑度の計算を行い、この計算結
果に基づきセル上フィードスルー配線の修正を行う(ス
テップS4)。そして、ステップS5でチャネル配線を
行い、配置配線情報を出力する(ステップS6)。図1
の概略配線により、フィードスルーが直線で割り付けら
れ、かつすべてのチャネル内には各配線の経路が決定さ
れる。これによりチャネル内の配線混雑度を計算するこ
とができる。
Embodiments of the present invention will be described below with reference to the drawings. 1 is a flow chart of wiring processing, FIG. 2 is a flow chart of inter-cell feedthrough wiring correction processing, and FIG. 3 is a specific application example. In the CAD device for wiring design of the present embodiment, first,
Wiring information is input in step S1 and rough wiring (feedthrough allocation and in-channel wiring route determination) is performed based on this information (step S2). In step S3, the wiring congestion degree in the channel region is calculated, and the on-cell feedthrough wiring is corrected based on the calculation result (step S4). Then, in step S5, channel wiring is performed, and placement and routing information is output (step S6). Figure 1
The rough wiring of FIG. 1 allocates feedthroughs in straight lines, and determines the route of each wiring in all channels. Thereby, the wiring congestion degree in the channel can be calculated.

【0007】次に、セル上フィードスルー配線の修正の
手順について図2を参照して説明する。ステップS11
でセル上フィードスルーを1つ選び、そのフィードスル
ーの右側及び左側のフィードスルー可能領域を求める
(ステップS12)。ステップS13ではフィードスル
ーのセル上の上端と下端での移動可能位置を求め、ステ
ップS14では移動可能位置にフィードスルー端点を移
動した場合の上側又は下側のチャネルの配線混雑度を求
める。そして、ステップS15で配線混雑度が減少する
位置があるか否かを判断し、減少する位置があればステ
ップS16に移行し、その位置にフィードスルー端点を
移動するように可能領域内で配線を折り曲げ、ステップ
S17で配線混雑度の値を更新して、次の処理に移行す
る。また、ステップS15で、配線混雑度が減少する位
置がないと判断すれば、ステップS16、S17の処理
を省略して、次の処理に移行する。尚、上記の処理は指
定回数繰り返した後、次の処理に移行する。
Next, the procedure for correcting the on-cell feedthrough wiring will be described with reference to FIG. Step S11
In step S12, one on-cell feedthrough is selected, and the right and left feedthrough enable areas are obtained (step S12). In step S13, movable positions at the upper and lower ends of the feedthrough on the cell are obtained, and in step S14, the wiring congestion degree of the upper or lower channel when the feedthrough endpoint is moved to the movable position is obtained. Then, in step S15, it is determined whether or not there is a position where the wiring congestion degree decreases, and if there is a position where the wiring congestion degree decreases, the process proceeds to step S16, and wiring is performed within the feasible area so that the feedthrough end point can be moved to that position. Bending, the value of the wiring congestion degree is updated in step S17, and the process proceeds to the next process. Further, if it is determined in step S15 that there is no position where the wiring congestion degree decreases, the processes of steps S16 and S17 are omitted and the process proceeds to the next process. The above process is repeated a specified number of times and then the next process is performed.

【0008】図3(A)は、概略配線で割り付けられた
フィードスルーとチャネル領域の配線混雑度を表した例
である。この時、フィードスルー可能領域が、図3
(B)の場合、セル枠上辺の左側に1つ、右側に2つ、
セル枠下辺の左側に1つ、右側に1つのフィードスルー
移動可能位置が存在する。図3の例の場合、上端のフィ
ードスルー位置を右側に2つ移動すれば、上側のチャネ
ルの配線混雑度が減少するため、図3(C)のようにフ
ィードスルー可能領域内において配線を折り曲げてフィ
ードスルー位置を移動する。これにより上側のチャネル
は、フィードスルー位置とその左側の位置の配線混雑度
が2から1に減るため、図3(C)では、チャネル幅が
1トラック減っている。
FIG. 3A is an example showing the degree of wiring congestion in the feedthrough and the channel region which are assigned by the rough wiring. At this time, the feed-through possible area is shown in FIG.
In the case of (B), one is on the left side of the top of the cell frame, and two are on the right side.
There is one feed-through movable position on the left side and one on the right side of the lower side of the cell frame. In the case of the example of FIG. 3, if the feedthrough position at the upper end is moved to the right by two, the wiring congestion degree of the upper channel is reduced. Therefore, as shown in FIG. To move the feedthrough position. As a result, in the upper channel, the wiring congestion degree at the feed-through position and the position on the left side thereof is reduced from 2 to 1, so that the channel width is reduced by 1 track in FIG.

【0009】[0009]

【発明の効果】以上説明したように本発明によれば、セ
ル上フィードスルーを、折り曲げて配線させることによ
り、チャネル領域内の配線混雑度を減少させ、チャネル
幅を小さくすることにより、チップ全体の面積を小さく
することができる。
As described above, according to the present invention, the on-cell feedthrough is bent and wired to reduce the wiring congestion degree in the channel region and to reduce the channel width. The area of can be reduced.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例である配線処理の流れ図であ
る。
FIG. 1 is a flowchart of a wiring process that is an embodiment of the present invention.

【図2】セル上フィードスルー配線修正処理の流れ図で
ある。
FIG. 2 is a flowchart of an on-cell feedthrough wiring correction process.

【図3】具体的適用例を示す図である。FIG. 3 is a diagram showing a specific application example.

【図4】従来の標準セル方式LSIの配線例を示す図で
ある。
FIG. 4 is a diagram showing a wiring example of a conventional standard cell type LSI.

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 標準セルと、この標準セルの配置情報を
入力し、概略配線を行なう配線手段と、前記標準セル間
の配線領域内の配線情報を得る配線情報手段とを備え、
この配線情報手段からの情報を基に前記概略配線の位置
を修正するとともに前記標準セルの位置情報と修正した
配線の位置情報とを出力することを特徴とする配線設計
用CAD装置。
1. A standard cell, wiring means for inputting layout information of the standard cell to perform rough wiring, and wiring information means for obtaining wiring information in a wiring area between the standard cells,
A CAD device for wiring design, which corrects the position of the rough wiring based on the information from the wiring information means and outputs the position information of the standard cell and the corrected position information of the wiring.
JP4122772A 1992-04-16 1992-04-16 Cad device for routing design Withdrawn JPH05299510A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4122772A JPH05299510A (en) 1992-04-16 1992-04-16 Cad device for routing design

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4122772A JPH05299510A (en) 1992-04-16 1992-04-16 Cad device for routing design

Publications (1)

Publication Number Publication Date
JPH05299510A true JPH05299510A (en) 1993-11-12

Family

ID=14844235

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4122772A Withdrawn JPH05299510A (en) 1992-04-16 1992-04-16 Cad device for routing design

Country Status (1)

Country Link
JP (1) JPH05299510A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6527237B2 (en) 2001-07-02 2003-03-04 Harman International Industries Incorporated Crossbar bracket assembly for speakers and monitors
JP2011090624A (en) * 2009-10-26 2011-05-06 Nec Corp Device, method and program for designing layout

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6527237B2 (en) 2001-07-02 2003-03-04 Harman International Industries Incorporated Crossbar bracket assembly for speakers and monitors
JP2011090624A (en) * 2009-10-26 2011-05-06 Nec Corp Device, method and program for designing layout

Similar Documents

Publication Publication Date Title
US5838594A (en) Method and apparatus for generating finite element meshes, and analyzing method and apparatus
US5636129A (en) Electrical routing through fixed sized module and variable sized channel grids
US20090138840A1 (en) Cell, standard cell, standard cell library, a placement method using standard cell, and a semiconductor integrated circuit
JPH09246391A (en) Wiring designing method and device
CN112908989B (en) Semiconductor layout structure and design method thereof
US20020042905A1 (en) LSI layout design apparatus, layout design method, recording medium recording layout design program, and semiconductor integrated circuit
JP3256597B2 (en) Automatic placement design method and automatic placement design apparatus
JPH05299510A (en) Cad device for routing design
JPS63107041A (en) Improving method for arrangement in design of layout
JPH05299509A (en) Cad device for routing design
US7376927B2 (en) Manhattan routing with minimized distance to destination points
JP4400428B2 (en) Semiconductor integrated circuit design method, design apparatus and program
US7707522B2 (en) Auto-routing small jog eliminator
JP2570595B2 (en) Optimal standard cell selection method
US6446102B1 (en) Method and device for high speed scale conversion
JP3064925B2 (en) Layout method
JP3029206B2 (en) Semiconductor device wiring method
JP3060609B2 (en) Wiring design method for integrated circuits
US20060059216A1 (en) Method for square root computation
US20030135837A1 (en) Method and apparatus for automatic arrangement and wiring for a semiconductor integrated circuit design and wiring program therefor
JP3964483B2 (en) Integrated circuit logic simulation method
JPH0729983A (en) Generation of virtual wiring length
JPH0512325A (en) Circuit analytic simulation system
JP3178905B2 (en) Automatic wiring method
JP3512757B2 (en) Optimization method in layout design

Legal Events

Date Code Title Description
A300 Application deemed to be withdrawn because no request for examination was validly filed

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 19990706