JPH05259126A - Sputtering apparatus - Google Patents

Sputtering apparatus

Info

Publication number
JPH05259126A
JPH05259126A JP8957792A JP8957792A JPH05259126A JP H05259126 A JPH05259126 A JP H05259126A JP 8957792 A JP8957792 A JP 8957792A JP 8957792 A JP8957792 A JP 8957792A JP H05259126 A JPH05259126 A JP H05259126A
Authority
JP
Japan
Prior art keywords
etching
mass analyzer
semiconductor substrate
etching treatment
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP8957792A
Other languages
Japanese (ja)
Other versions
JP3098320B2 (en
Inventor
Koji Okamura
浩治 岡村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Kyushu Ltd
Original Assignee
NEC Kyushu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Kyushu Ltd filed Critical NEC Kyushu Ltd
Priority to JP04089577A priority Critical patent/JP3098320B2/en
Publication of JPH05259126A publication Critical patent/JPH05259126A/en
Application granted granted Critical
Publication of JP3098320B2 publication Critical patent/JP3098320B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

PURPOSE:To obtain an apparatus wherein the end time of an etching treatment can be judged properly by a method wherein the apparatus is provided with the following: a mass analyzer which detects and analyzes a component generated from the surface of a semiconductor substrate by the etching treatment; and a controller which judges the end time of the etching treatment and which outputs the end instruction of the etching treatment. CONSTITUTION:A sputtering apparatus is provided with a mass analyzer 4 and a controller 5; it is provided with a function to etch and remove an oxide film on the surface of a semiconductor substrate 7 inside a sputtering and etching chamber 1. In the sputtering apparatus, the mass analyzer 4 detects and analyzes a component generated from the surface of the semiconductor substrate 7 by an etching treatment. The controller 5 is connected to the mass analyzer 4; it judges the end time of the etching treatment form data on the kind, physical properties on the amount and the like of the component which has been detected and analyzed by using the mass analyzer 4; it outputs the end instruction of the etching treatment. For example, when the component of an oxide film cannot be detected, an etching operation is finished.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、スパッタ装置に関し、
特に半導体基板上に薄膜を形成するスパッタ装置に関す
る。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a sputtering apparatus,
In particular, it relates to a sputtering apparatus for forming a thin film on a semiconductor substrate.

【0002】[0002]

【従来の技術】スパッタ装置は、スパッタエッチチャン
バとスパッタチャンバとからなり、半導体基板上に成膜
するときは、まず、スパッタエッチチャンバ内で、半導
体基板表面の自然酸化膜をエッチング除去し、その後、
スパッタチャンバ内で成膜するものである。
2. Description of the Related Art A sputtering apparatus comprises a sputter etch chamber and a sputter chamber. When forming a film on a semiconductor substrate, first, a natural oxide film on the surface of the semiconductor substrate is removed by etching in the sputter etch chamber. ,
The film is formed in the sputtering chamber.

【0003】[0003]

【発明が解決しようとする課題】従来のスパッタ装置に
おいては、成膜に先立ってスパッタエッチチャンバ内で
一定のRFパワー及び一定のエッチング時間をもってエ
ッチングを行っていた。
In the conventional sputtering apparatus, etching was performed in the sputter etching chamber with a constant RF power and a constant etching time prior to film formation.

【0004】従って、半導体基板上の自然酸化膜の厚さ
や、エッチング中に発生するガスの量のバラツキに対し
てもエッチング条件が同一のため、エッチングが不十分
のときは、半導体基板表面とスパッタ膜とが導通せず、
半導体装置の動作不良を引き起こす結果となるため、ど
うしてもエッチング時間を長時間に設定せざるを得ず、
そのため、半導体基板の製造に長時間を要するという問
題点があった。
Therefore, since the etching conditions are the same with respect to the thickness of the natural oxide film on the semiconductor substrate and the variation in the amount of gas generated during etching, when the etching is insufficient, the surface of the semiconductor substrate is sputtered. There is no continuity with the membrane,
Since this will result in malfunction of the semiconductor device, the etching time must be set to a long time,
Therefore, there is a problem that it takes a long time to manufacture the semiconductor substrate.

【0005】本発明の目的は、エッチングの終了時機を
適正に判断するスパッタ装置を提供することにある。
It is an object of the present invention to provide a sputtering apparatus that properly determines when etching will end.

【0006】[0006]

【課題を解決するための手段】上記目的を達成するた
め、本発明によるスパッタ装置においては、マスアナラ
イザと、コントローラとを有し、スパッタエッチチャン
バ内で半導体基板表面の酸化膜をエッチングにより除去
する機能をもつスパッタ装置であって、マスアナライザ
は、エッチング処理により半導体基板表面より発生した
成分の検出・分析を行うものであり、コントローラは、
マスアナライザに接続され、マスアナライザで検出・分
析した成分物性の種類や量等のデータからエッチング終
了時機を判断してエッチング処理の終了指令を出力する
ものである。
In order to achieve the above object, a sputtering apparatus according to the present invention has a mass analyzer and a controller, and removes an oxide film on the surface of a semiconductor substrate by etching in a sputter etching chamber. A sputtering device with a function, the mass analyzer detects and analyzes the components generated from the semiconductor substrate surface by the etching process, and the controller
It is connected to a mass analyzer, and judges the timing of the end of etching from the data such as the kind and amount of the physical properties of the components detected and analyzed by the mass analyzer, and outputs a command to end the etching process.

【0007】[0007]

【作用】エッチング開始時には、半導体基板の酸化膜成
分ガスや水分がマスアナライザに検出される。エッチン
グが進んで酸化膜の下層成分が検出され、酸化膜成分が
マスアナライザに検出されなくなったときに、これをエ
ッチング終了時機と判断してコントローラよりエッチン
グ終了指令を出力する。
When the etching is started, the oxide film component gas and moisture of the semiconductor substrate are detected by the mass analyzer. When the etching progresses and the lower layer component of the oxide film is detected and the oxide film component is no longer detected by the mass analyzer, this is judged to be the end time of the etching, and the controller outputs an etching end command.

【0008】[0008]

【実施例】次に本発明の一実施例を図により説明する。
図1は、本発明の一実施例を示すスパッタ装置を略示的
に示す図である。
DESCRIPTION OF THE PREFERRED EMBODIMENTS An embodiment of the present invention will be described with reference to the drawings.
FIG. 1 is a diagram schematically showing a sputtering apparatus showing an embodiment of the present invention.

【0009】図1において、スパッタエッチチャンバ1
内には、下部電極2と上部電極3とを有し、両電極2,
3は、RF電源(高周波電源)6に接続されている。
In FIG. 1, a sputter etch chamber 1 is shown.
Inside, there is a lower electrode 2 and an upper electrode 3, and both electrodes 2,
3 is connected to an RF power source (high frequency power source) 6.

【0010】本発明においては、スパッタエッチチャン
バ1にマスアナライザ4を連通させ、その出力端にRF
電源6を制御するコントローラ5を接続したものであ
る。
In the present invention, the mass analyzer 4 is communicated with the sputter etch chamber 1 and the output end thereof is RF.
The controller 5 for controlling the power supply 6 is connected.

【0011】マスアナライザ4は、エッチング処理によ
り、半導体基板表面より発生した成分の検出・分析を行
うものであり、コントローラ5は、マスアナライザ4で
検出・分析した成分物性の種類や量等のデータからエッ
チング終了時機を判断してエッチング処理の終了指令を
RF電源6に出力するものである。
The mass analyzer 4 detects and analyzes the components generated from the surface of the semiconductor substrate by etching. The controller 5 controls the data such as the kind and amount of the physical properties of the components detected and analyzed by the mass analyzer 4. From the above, the timing of the end of etching is determined and an end command of the etching process is output to the RF power source 6.

【0012】実施例において、下部電極2上に蒸発源と
して半導体基板7を設置し、RF電源6を投入してスパ
ッタエッチング処理を開始する。
In the embodiment, the semiconductor substrate 7 is installed as the evaporation source on the lower electrode 2, and the RF power source 6 is turned on to start the sputter etching process.

【0013】エッチング開始時は、半導体基板7上の自
然酸化膜の水分やガス成分が発生して、これがマスアナ
ライザ4に検出される。エッチングが進むと、自然酸化
膜の下層の半導体成分がマスアナライザ4に検出される
ようになり、半導体基板7の酸化膜から発生するガス成
分は検出されなくなる。マスアナライザ4により酸化膜
の下層成分と、且つ、酸化膜成分が検出されなくなった
ときに、コントローラ5は、その検出結果から、エッチ
ング終了時機を判断してRF電源6に電源オフ指令を発
し、スパッタエッチングを終了させる。
At the start of etching, moisture and gas components of the natural oxide film on the semiconductor substrate 7 are generated and detected by the mass analyzer 4. As the etching progresses, the semiconductor component in the lower layer of the natural oxide film is detected by the mass analyzer 4, and the gas component generated from the oxide film of the semiconductor substrate 7 is not detected. When the lower component of the oxide film and the oxide film component are no longer detected by the mass analyzer 4, the controller 5 judges the timing of the end of etching from the detection result and issues a power-off command to the RF power supply 6, Terminate sputter etching.

【0014】[0014]

【発明の効果】以上説明したように本発明によれば、ス
パッタエッチング中に、エッチングチャンバ内に生ずる
成分を検出・分析することで、その検出・分析結果から
エッチングの終了点を特定するため、適正なエッチング
時間を設定でき、エッチング処理に余分な時間を費やさ
ず、ひいては、半導体基板の製造を能率よく行うことが
できる効果を有する。
As described above, according to the present invention, by detecting / analyzing a component generated in the etching chamber during sputter etching, the end point of etching is specified from the detection / analysis result. It has an effect that an appropriate etching time can be set, an extra time is not spent on the etching process, and the semiconductor substrate can be efficiently manufactured.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施例のスパッタ装置を示す図であ
る。
FIG. 1 is a diagram showing a sputtering apparatus according to an embodiment of the present invention.

【符号の説明】[Explanation of symbols]

1 スパッタエッチチャンバ 2 下部電極 3 上部電極 4 マスアナライザ 5 コントローラ 6 RF電源 7 半導体基板 1 Sputter Etch Chamber 2 Lower Electrode 3 Upper Electrode 4 Mass Analyzer 5 Controller 6 RF Power Supply 7 Semiconductor Substrate

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 マスアナライザと、コントローラとを有
し、スパッタエッチチャンバ内で半導体基板表面の酸化
膜をエッチングにより除去する機能をもつスパッタ装置
であって、 マスアナライザは、エッチング処理により半導体基板表
面より発生した成分の検出・分析を行うものであり、 コントローラは、マスアナライザに接続され、マスアナ
ライザで検出・分析した成分物性の種類や量等のデータ
からエッチング終了時機を判断してエッチング処理の終
了指令を出力するものであることを特徴とするスパッタ
装置。
1. A sputtering apparatus having a mass analyzer and a controller and having a function of removing an oxide film on the surface of a semiconductor substrate by etching in a sputter etching chamber, wherein the mass analyzer is a surface of the semiconductor substrate by etching. The controller is connected to the mass analyzer, and the controller detects the etching end time based on the data such as the type and amount of the physical properties of the component detected and analyzed by the mass analyzer. A sputtering apparatus, which outputs an end command.
JP04089577A 1992-03-13 1992-03-13 Sputtering equipment Expired - Fee Related JP3098320B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP04089577A JP3098320B2 (en) 1992-03-13 1992-03-13 Sputtering equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP04089577A JP3098320B2 (en) 1992-03-13 1992-03-13 Sputtering equipment

Publications (2)

Publication Number Publication Date
JPH05259126A true JPH05259126A (en) 1993-10-08
JP3098320B2 JP3098320B2 (en) 2000-10-16

Family

ID=13974658

Family Applications (1)

Application Number Title Priority Date Filing Date
JP04089577A Expired - Fee Related JP3098320B2 (en) 1992-03-13 1992-03-13 Sputtering equipment

Country Status (1)

Country Link
JP (1) JP3098320B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002113700A (en) * 2000-10-05 2002-04-16 Sony Corp Micromachine manufacturing device, manufacturing method for micromachine, manufacturing method for diffraction grating light valve and manufacturing method for display device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002113700A (en) * 2000-10-05 2002-04-16 Sony Corp Micromachine manufacturing device, manufacturing method for micromachine, manufacturing method for diffraction grating light valve and manufacturing method for display device

Also Published As

Publication number Publication date
JP3098320B2 (en) 2000-10-16

Similar Documents

Publication Publication Date Title
KR100190418B1 (en) Dry etching apparatus and method
JP2000133638A (en) Method and equipment for plasma etching
JPH04125924A (en) Plasma etching method
US5397433A (en) Method and apparatus for patterning a metal layer
JP2845199B2 (en) Dry etching apparatus and dry etching method
JPH05259126A (en) Sputtering apparatus
JP2017027995A (en) Etching end point detection method and control apparatus for plasma processing apparatus
JP2964806B2 (en) Method for manufacturing thin-film magnetic head
JPH1068074A (en) Sputtering method and device
JPH10163308A (en) Plasma treating method and apparatus therefor
JPH0590216A (en) Manufacture of semiconductor device
JPH07211693A (en) Method for detecting end point of etching
JPH02210825A (en) Plasma etching method and equipment
JPH0211781A (en) Dry etching device
JP2001250811A (en) Method and device for plasma treatment
JPS6211492B2 (en)
JP2000231202A (en) Method for ashing resist
JP2003068709A (en) Dry etching method
JPH05129420A (en) Electrostatic chucking equipment
JPH08316214A (en) Plasma treating device
JP2001319924A (en) Method and apparatus for detecting end point of plasma treatment
JPH0666294B2 (en) Dry etching method
JPH03107480A (en) Plasma treating device
JPS62249420A (en) Apparatus for plasma treatment
JPH06163468A (en) Magnetron rie dry etching method

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees