JPH05218774A - Digital amplitude limiter - Google Patents
Digital amplitude limiterInfo
- Publication number
- JPH05218774A JPH05218774A JP4040777A JP4077792A JPH05218774A JP H05218774 A JPH05218774 A JP H05218774A JP 4040777 A JP4040777 A JP 4040777A JP 4077792 A JP4077792 A JP 4077792A JP H05218774 A JPH05218774 A JP H05218774A
- Authority
- JP
- Japan
- Prior art keywords
- amplitude
- polar
- coordinate
- orthogonal
- phase
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Tone Control, Compression And Expansion, Limiting Amplitude (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明はデジタル振幅制限装置に
関し、特にデジタル伝送変復調装置に用いられるデジタ
ル振幅制限装置に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a digital amplitude limiting device, and more particularly to a digital amplitude limiting device used in a digital transmission modulator / demodulator.
【0002】[0002]
【従来の技術】従来のデジタル振幅制限装置では、ある
振幅のベクトルを振幅制限する場合、直交座標の各軸に
平行な成分に分解されたそれぞれの成分の振幅を各々独
立に振幅制限器で振幅制限している。例えば、図2に示
すように、入力の信号ベクトルの直交成分をXi,Yi
とすると、各成分を振幅制限器2で振幅制限し、出力の
信号ベクトルの直交成分Xo,Yoを得ている。2. Description of the Related Art In a conventional digital amplitude limiter, when limiting a vector of a certain amplitude, the amplitude of each component decomposed into components parallel to each axis of the Cartesian coordinates is independently amplified by an amplitude limiter. I have a limit. For example, as shown in FIG. 2, the orthogonal components of the input signal vector are Xi and Yi.
Then, the amplitude of each component is limited by the amplitude limiter 2, and the orthogonal components Xo and Yo of the output signal vector are obtained.
【0003】[0003]
【発明が解決しようとする課題】ここで、入出力の信号
ベクトルの位相をそれぞれθi,θoとすると、それぞ
れ次式で与えられる。 θi=tan -1(Yi/Xi) θo=tan -1(Yo/Xo) したがって、図2の振幅制限装置においては、振幅制限
を受けても入出力の信号ベクトルの位相が変化しないよ
うにするためには、入出力の信号ベクトルの直交成分の
比が一定(Yi/Xi=Yo/Xo)でなければならな
い。When the phases of the input and output signal vectors are θi and θo, respectively, they are given by the following equations. θi = tan −1 (Yi / Xi) θo = tan −1 (Yo / Xo) Therefore, in the amplitude limiting device of FIG. 2, the phase of the input / output signal vector is prevented from changing even if the amplitude is limited. Therefore, the ratio of the orthogonal components of the input and output signal vectors must be constant (Yi / Xi = Yo / Xo).
【0004】しかしながら、従来のデジタル振幅制限装
置では、入力の信号ベクトルの直交成分をそれぞれ独立
に振幅制限しているため、直交成分の比が一定にならな
い場合があり、入力の信号ベクトルと出力の信号ベクト
ルとでは異なった位相になってしまう。このため、位相
によって情報を伝達している場合では、振幅制限器を通
すと情報が誤って伝わる可能性があるという問題があ
る。本発明の目的は、位相の変動を防止し、情報が誤っ
て伝達されることを防止したデジタル振幅制限装置を提
供することにある。However, in the conventional digital amplitude limiting device, since the quadrature component of the input signal vector is independently limited in amplitude, the ratio of the quadrature component may not be constant, and the input signal vector and the output signal vector may not be constant. The phase differs from the signal vector. Therefore, when the information is transmitted by the phase, there is a problem that the information may be erroneously transmitted through the amplitude limiter. It is an object of the present invention to provide a digital amplitude limiting device which prevents phase fluctuations and prevents information from being erroneously transmitted.
【0005】[0005]
【課題を解決するための手段】本発明は、デジタル信号
の直交座標を極座標に変換する直交−極座標変換器と、
極座標に変換されたデジタル信号の振幅を制限する振幅
制限器と、極座標を直交座標に変換する極−直交座標変
換器とを備える。SUMMARY OF THE INVENTION The present invention comprises a Cartesian-Polar coordinate converter for converting Cartesian coordinates of a digital signal into polar coordinates,
An amplitude limiter for limiting the amplitude of the digital signal converted into polar coordinates and a polar-orthogonal coordinate converter for converting polar coordinates into rectangular coordinates are provided.
【0006】[0006]
【作用】デジタル信号の直交座標を極座標に変換し、得
られた振幅成分と位相成分のうち、振幅成分のみを振幅
制限器で制限し、その上で再び直交座標に変換すること
で、振幅制限を実行する。Function: The rectangular coordinates of the digital signal are converted into polar coordinates, and only the amplitude component of the obtained amplitude component and phase component is limited by the amplitude limiter, and then the orthogonal coordinate is converted again, thereby limiting the amplitude. To execute.
【0007】[0007]
【実施例】次に、本発明について図面を参照して説明す
る。図1は本発明の一実施例のブロック図である。同図
において、1は直交座標を極座標に変換する直交−極座
標変換器、2は直交−極座標変換器1で変換された振幅
成分と位相成分のうち、振幅成分のみを制限する振幅制
限器、3は極座標を直交座標に変換する極−直交座標変
換器である。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to the drawings. FIG. 1 is a block diagram of an embodiment of the present invention. In the figure, 1 is a rectangular-polar coordinate converter that converts rectangular coordinates into polar coordinates, 2 is an amplitude limiter that limits only the amplitude component of the amplitude component and phase component converted by the rectangular-polar coordinate converter 1, 3 Is a polar-orthogonal coordinate converter for converting polar coordinates to rectangular coordinates.
【0008】この構成において、 入力の信号ベクトル
の直交成分Xi,Yiを直交−極座標変換器1で振幅成
分riと位相成分θiに変換する。次に、位相成分θi
はそのままで振幅成分riのみを振幅制限器2によって
振幅制限する。このときの値をそれぞれθo(=θ
i)、roとする。そして、これらの値ro,θoを極
−直交座標変換器3を通すことにより、再び出力の信号
ベクトルの直交成分Xo,Yoが得られる。これによ
り、入力の信号ベクトルと出力の信号ベクトルの位相を
変えることなく振幅制限を行うことができ、特に位相に
よって情報を伝達しているような場合にも、情報を正し
く伝達することが可能となる。In this configuration, the orthogonal components Xi and Yi of the input signal vector are converted by the orthogonal-polar coordinate converter 1 into the amplitude component ri and the phase component θi. Next, the phase component θi
The amplitude limiter 2 limits the amplitude of only the amplitude component ri. The values at this time are θo (= θ
i) and ro. Then, by passing these values ro and θo through the polar-rectangular coordinate converter 3, the orthogonal components Xo and Yo of the output signal vector are obtained again. As a result, the amplitude can be limited without changing the phase of the input signal vector and the output signal vector, and it is possible to correctly transmit the information even when the information is transmitted by the phase. Become.
【0009】[0009]
【発明の効果】以上説明したように本発明は、直交座標
を一旦極座標に変換した上で、振幅成分のみを制限し、
再び直交座標に変換しているので、位相を変えることな
く振幅制限を行うことができる。このため、位相によっ
て情報を伝達する場合に振幅制限器を用いても、情報が
誤って伝わることがないという効果がある。As described above, according to the present invention, Cartesian coordinates are once converted into polar coordinates and then only the amplitude component is limited.
Since the coordinates are converted to the rectangular coordinates again, the amplitude can be limited without changing the phase. Therefore, even if the amplitude limiter is used when transmitting information by the phase, there is an effect that the information is not transmitted by mistake.
【図1】本発明の振幅制限装置の一実施例のブロック図
である。FIG. 1 is a block diagram of an embodiment of an amplitude limiting device of the present invention.
【図2】従来の振幅制限装置の一例のブロック図であ
る。FIG. 2 is a block diagram of an example of a conventional amplitude limiting device.
1 直交−極座標変換器 2 振幅制限器 3 極−直交座標変換器 1 Cartesian-polar coordinate converter 2 Amplitude limiter 3 Polar-rectangular coordinate converter
Claims (1)
する直交−極座標変換器と、極座標に変換されたデジタ
ル信号の振幅を制限する振幅制限器と、極座標を直交座
標に変換する極−直交座標変換器とを備えることを特徴
とするデジタル振幅制限装置。1. A rectangular-polar coordinate converter for converting rectangular coordinates of a digital signal into polar coordinates, an amplitude limiter for limiting the amplitude of a digital signal converted into polar coordinates, and a polar-orthogonal coordinate for converting polar coordinates into rectangular coordinates. A digital amplitude limiting device comprising: a converter.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4040777A JPH05218774A (en) | 1992-01-31 | 1992-01-31 | Digital amplitude limiter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP4040777A JPH05218774A (en) | 1992-01-31 | 1992-01-31 | Digital amplitude limiter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH05218774A true JPH05218774A (en) | 1993-08-27 |
Family
ID=12590063
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP4040777A Pending JPH05218774A (en) | 1992-01-31 | 1992-01-31 | Digital amplitude limiter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH05218774A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2721467A1 (en) * | 1994-06-15 | 1995-12-22 | Motorola Inc | Method and converter for converting rectangular signals into phase signals. |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59101917A (en) * | 1982-12-01 | 1984-06-12 | Mitsubishi Electric Corp | Amplitude limiting system |
JPS63121326A (en) * | 1986-11-10 | 1988-05-25 | Nec Corp | Transmitter |
-
1992
- 1992-01-31 JP JP4040777A patent/JPH05218774A/en active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS59101917A (en) * | 1982-12-01 | 1984-06-12 | Mitsubishi Electric Corp | Amplitude limiting system |
JPS63121326A (en) * | 1986-11-10 | 1988-05-25 | Nec Corp | Transmitter |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
FR2721467A1 (en) * | 1994-06-15 | 1995-12-22 | Motorola Inc | Method and converter for converting rectangular signals into phase signals. |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4926443A (en) | Correction circuit for a digital quadrature-signal pair | |
JPH0354904B2 (en) | ||
EP0692867B1 (en) | FM modulation circuit and method | |
US7346100B2 (en) | Estimating gain and phase imbalance in upconverting transmitters | |
JPH05218774A (en) | Digital amplitude limiter | |
JPH0543147B2 (en) | ||
JPH022753A (en) | General data switching system | |
KR970707498A (en) | Signal processor with reduced complexity, and receiver comprising such a signal processor | |
US3651410A (en) | Adding frequency-modulated electrical signals | |
JPH0758791A (en) | Carrier leakage reducing circuit | |
JPH02174345A (en) | Orthogonal detector | |
JPH05267968A (en) | Amplitude limit processing circuit | |
JPH032984Y2 (en) | ||
SU1765818A1 (en) | Symmetric boolean function computer | |
JPS62219898A (en) | Reverberation adding system | |
JPS62278807A (en) | Negative feedback amplifier | |
JPH04150233A (en) | Signal transmission method | |
JPS6113733A (en) | Carrier wave suppression method for psk modulation | |
JPH0468736A (en) | Phase modulation system | |
JPH0137058B2 (en) | ||
JPH0567008A (en) | Integrated office automation system | |
JPS6313411A (en) | Variable resistor using diode | |
JPH02131030A (en) | Data reception circuit | |
JPS5814605A (en) | Orthogonal phase modulating circuit | |
JPH0417434A (en) | Demodulator |