JPH05211765A - Switching control system - Google Patents

Switching control system

Info

Publication number
JPH05211765A
JPH05211765A JP4033692A JP4033692A JPH05211765A JP H05211765 A JPH05211765 A JP H05211765A JP 4033692 A JP4033692 A JP 4033692A JP 4033692 A JP4033692 A JP 4033692A JP H05211765 A JPH05211765 A JP H05211765A
Authority
JP
Japan
Prior art keywords
current
switching element
set value
control signal
output current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP4033692A
Other languages
Japanese (ja)
Other versions
JPH0759146B2 (en
Inventor
Tsutomu Takahashi
勉 高橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to JP4040336A priority Critical patent/JPH0759146B2/en
Publication of JPH05211765A publication Critical patent/JPH05211765A/en
Publication of JPH0759146B2 publication Critical patent/JPH0759146B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Landscapes

  • Dc-Dc Converters (AREA)
  • Electronic Switches (AREA)

Abstract

PURPOSE:To stabilize an output current by turning on or off a switching element (SW) after synchronizing a control signal obtained by comparing the current value command signal of the SW with a current feedback signal after the SW to a clock pulse. CONSTITUTION:A switching element (SW) 1 is maintained in a turnedon state until a set value designated by a current command signal is reached. The rise of the SW 1 becomes dull due to a choke coil 2 and load. When the set value is reached, the SW 1 is turned off synchronously to a clock pulse Vt by means of a synchronization control signal Vo generated based on a current feedback signal from a current detector 4. As a result, a transfer diode 3 is energized and an electric current ID generated by the electromagnetic energy stored in the coil 2 flows out as an output current Io while the current Io is attenuated by the load. When the current Io is attenuated to the set value, the SW 1 is again turned on and similarly supplied the output current Io. By repeating such operations, the output current Io which finely pulsates to both sides of the set value is supplied.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明は、大電流パルス電源等の
スイッチング制御方式に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a switching control system for a large current pulse power supply or the like.

【0002】[0002]

【従来の技術】従来の電源方式では、主にパルス幅制御
方式(PWM)が採用されており、この場合、通常、O
N時間とOFF時間との比に係るデューティ制御のスイ
ッチング・トランジスタ回路と、該トランジスタの出力
側に接続した転流ダイオード、チョーク・コイル、平滑
コンデンサ等とから成るDC−DCコンバータを備えて
いる。
2. Description of the Related Art A conventional power supply system mainly adopts a pulse width control system (PWM).
A DC-DC converter including a duty-controlled switching transistor circuit relating to the ratio of N time to OFF time and a commutation diode, a choke coil, a smoothing capacitor and the like connected to the output side of the transistor is provided.

【0003】[0003]

【発明が解決しようとする課題】しかし、上記パルス幅
制御方式(PWM)のパルス電源では、そのDC−DC
コンバータに平滑コンデンサを要し、この平滑コンデン
サがスイッチング・トランジスタのON時に充電され、
OFF時に放電するため、スイッチング・トランジスタ
には負荷電流以上の過分の電流に対応する過大な容量を
要し、出力電流にも安定性を欠くこととなり、したがっ
て、スイッチング・トランジスタ回路による電流制御は
簡単に行えないのが現状である。また、負荷の急峻な変
動によって、スイッチング・トランジスタを過電流、過
渡熱等により損傷させることがある。そこで、本発明
は、これまでとは異なるディジタル系での自在な電流制
御の可能な簡潔な回路によるスイッチング制御方式を提
供し、大電流パルス電源への使用により、上述の問題点
を解決できるようにしようとするものである。
However, in the above pulse width control type (PWM) pulse power source, the DC-DC
The converter requires a smoothing capacitor, and this smoothing capacitor is charged when the switching transistor is ON,
Since it discharges at the time of OFF, the switching transistor needs an excessive capacity corresponding to the excess current more than the load current, and the output current lacks stability. Therefore, the current control by the switching transistor circuit is simple. The current situation is that it cannot be done. In addition, the sudden change of the load may damage the switching transistor due to overcurrent, transient heat, or the like. Therefore, the present invention provides a switching control method by a simple circuit capable of freely controlling current in a digital system, which is different from the conventional one, and can solve the above problems by using it for a large current pulse power supply. Is what you are trying to do.

【0004】[0004]

【課題を解決するための手段】上記目的達成のため、ス
イッチング素子に対する電流値指令信号と該スイッチン
グ素子以後の電流フィードバック信号とを比較して制御
信号を得、該制御信号をクロック・パルスに同期化させ
た後、該同期化制御信号によりそのスイッチング素子を
ON・OFFさせることを特徴とする。
To achieve the above object, a current value command signal for a switching element is compared with a current feedback signal after the switching element to obtain a control signal, and the control signal is synchronized with a clock pulse. After switching on, the switching element is turned on / off by the synchronization control signal.

【0005】[0005]

【作用】如上の構成であるから、スイッチング素子の出
力電流の立上り・立下りがチョーク・コイル等により緩
慢となる場合に使用するとよく、この場合、その同期化
制御信号によりON・OFFされたスイッチング素子の
出力電流信号は、その同期化制御信号に基づいて波高値
が電流指令信号の設定値に制御され、波頂部がその設定
値を中心に微細に脈動(リプル)しながらも略その設定
値を維持し、過度の変動を伴うことはない。
With the above-mentioned configuration, it may be used when the rise and fall of the output current of the switching element becomes slow due to the choke coil or the like. In this case, switching which is turned on and off by the synchronization control signal is performed. The crest value of the output current signal of the element is controlled to the set value of the current command signal based on the synchronization control signal, and the wave crest is slightly pulsating (ripples) around the set value, but almost the set value. Maintained, with no undue fluctuations.

【0006】[0006]

【実施例】図面は、本発明の実施例に係るDC−DCコ
ンバータを示している。図1において、1は、直流電源
からの電流をON・OFFするスイッチング・トランジ
スタ、FET、IGBT等から成る高速電力半導体スイ
ッチング素子、2、3は、該スイッチング素子の出力側
に接続したチョーク・コイルと転流ダイオードであり、
平滑コンデンサは備えていない。4は、出力電流を電圧
の姿で検出するCT、シャント等の電流検出器、5は、
所要の出力電流値を設定するための電流指令信号を電圧
の姿で導入するとともに、前記電流検出器からの電流フ
ィードバック信号(電圧)を導入して比較し、所定の制
御信号vc を得るコンパレータ、6は、クロック・パル
スvt を得るクロック・ジェネレータ、7は、前記コン
パレータからの制御信号vc を前記クロック・ジェネレ
ータからのクロック・パルスvt に同期化させる同期回
路、8は、該同期回路からの同期化制御信号vo を前記
スイッチング素子のON・OFFに供するドライバであ
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The drawings show a DC-DC converter according to an embodiment of the present invention. In FIG. 1, 1 is a high speed power semiconductor switching element composed of a switching transistor, FET, IGBT, etc. for turning on / off a current from a DC power source, and 2 and 3 are choke coils connected to the output side of the switching element. And a commutation diode,
No smoothing capacitor is provided. 4 is a current detector such as CT or shunt that detects the output current in the form of voltage, and 5 is
A comparator that introduces a current command signal for setting a required output current value in the form of voltage and introduces a current feedback signal (voltage) from the current detector for comparison to obtain a predetermined control signal v c. , 6 is a clock generator that obtains a clock pulse v t , 7 is a synchronization circuit that synchronizes the control signal v c from the comparator with the clock pulse v t from the clock generator, and 8 is the synchronization circuit It is a driver that provides a synchronization control signal v o from a circuit for turning on / off the switching element.

【0007】いま、電流指令信号で指定する出力電流の
設定値IL を図2Aに点線で示すものとし、クロック・
ジェネレータ6からのクロック・パルスvt を図2Eと
すると、負荷へ供給される出力電流IO は、図2Aのよ
うになる。この場合、その電流指令信号と電流検出器4
からの電流フィードバック信号とを比較して得られるコ
ンパレータ5からの制御信号vc は、出力電流IO が電
流指令信号で指定された設定値IL を基準に上下に変動
することにより切り替わる図2Cのパルスとなる。この
制御信号vc が同期回路7でクロック・パルスvt に同
期化された同期化制御信号vo は、制御信号がクロック
・パルスvt の立上りエッジで同期化されて、図2Dの
パルスとなる。この同期化制御信号によりドライバ8を
介してスイッチング素子1がON・OFFされると、該
スイッチング素子の両端電圧VCEは、図2Bのようなパ
ルス波形を呈し、出力電流IO は図2Aに示すようにな
る。
Now, assume that the set value I L of the output current designated by the current command signal is shown by the dotted line in FIG.
If the clock pulse v t from the generator 6 is shown in FIG. 2E, the output current I O supplied to the load is as shown in FIG. 2A. In this case, the current command signal and the current detector 4
2C, the control signal v c from the comparator 5 obtained by comparing with the current feedback signal from is switched when the output current I O fluctuates up and down with reference to the set value I L specified by the current command signal. It becomes the pulse of. This control signal v c is synchronized with the clock pulse v t in the synchronizing circuit 7, and the synchronized control signal v o is synchronized with the pulse of FIG. 2D by synchronizing the control signal at the rising edge of the clock pulse v t . Become. When the switching element 1 is turned on and off via the driver 8 by this synchronization control signal, the voltage V CE across the switching element exhibits a pulse waveform as shown in FIG. 2B, and the output current I O is shown in FIG. 2A. As shown.

【0008】つまり、出力電流IO は、電流指令信号に
従がいスイッチング素子1がONすることによって発生
し、このONの間、スイッチング素子に流れる電流IE
と同等となるが、チョーク・コイル2と負荷との存在に
より立上りが緩慢になり、電流指令信号で指定された図
2Aに点線で示す設定値IL に達するまではスイッチン
グ素子はONを持続する。設定値IL に達すると、電流
検出器4からの電流フィードバック信号に基づく同期化
制御信号vo によりクロック・パルスvt に同期してそ
のスイッチング素子がOFFし、転流ダイオード3が導
通して、チョーク・コイル2に蓄えられた電磁エネルギ
ーによる電流ID が負荷に従って減衰しながら出力電流
O として流出する。これが設定値IL にまで減衰する
と、電流検出器4からの電流フィードバック信号に基づ
く同期化制御信号vo によりクロック・パルスvt に同
期してそのスイッチング素子が再びONして、電流IE
により出力電流IO を供給し、これを繰り返しながら、
電流指令信号で指定された図2Aに点線で示す設定値I
L を中心に、上下に微細に脈動する出力電流IO を供給
することとなる。この波頂部の脈動は、微細なものであ
り、実使用上は全く支障はない。なお、その脈動は、ク
ロック・パルスvt の周期を短くすることにより少なく
することができる。而して、平滑コンデンサを有してい
ないので、スイッチング素子1には出力電流IO 以上の
過分の電流は流れず、スイッチング素子1の制御だけで
適切に出力電流IO を制御することができる。
That is, the output current I O is generated by turning ON the switching element 1 according to the current command signal, and the current I E flowing through the switching element during this ON state.
However, the presence of the choke coil 2 and the load slows the rise, and the switching element keeps ON until the set value I L indicated by the dotted line in FIG. 2A designated by the current command signal is reached. . When the set value I L is reached, the switching element is turned off in synchronization with the clock pulse v t by the synchronization control signal v o based on the current feedback signal from the current detector 4, and the commutation diode 3 is turned on. , The current I D due to the electromagnetic energy stored in the choke coil 2 attenuates according to the load and flows out as the output current I O. When this is attenuated to the set value I L , the switching element is turned ON again in synchronization with the clock pulse v t by the synchronization control signal v o based on the current feedback signal from the current detector 4, and the current I E
By supplying an output current I O , and repeating this,
The set value I indicated by the dotted line in FIG. 2A designated by the current command signal
An output current I O that finely pulsates up and down around L is supplied. The pulsation at the crest is minute and has no problem in actual use. The pulsation can be reduced by shortening the cycle of the clock pulse v t . Thus, since the smoothing capacitor is not provided, an excess current equal to or larger than the output current I O does not flow through the switching element 1, and the output current I O can be appropriately controlled only by controlling the switching element 1. .

【0009】[0009]

【発明の効果】本発明によれば、出力電流の立上り・立
下りがチョーク・コイル等により緩慢となる場合に使用
して具合よく、これまでとは異なる、自在に簡単に電流
制御できる、ディジタル系での簡潔な回路によるスイッ
チング制御方式を提供できる。而して、出力ラインに平
滑コンデンサを用いなくてよいので、スイッチング素子
には負荷電流以上の過分の電流が流れず、したがって、
所定の同期化制御信号での該スイッチング素子のON・
OFFにより、出力電流信号の波高値をその同期化制御
信号に基づいて電流指令信号の設定値に適切に制御でき
て、出力電流の安定化を図ることができる。勿論、負荷
に不意に急峻な変動があっても、スイッチング素子には
過電流、過渡熱等による損傷を生ずることはない。ま
た、スイッチング素子には負荷電流以上の過分の電流に
対応する過大な容量を要しない。よって、大電流のパル
ス電流電源に適し、フラッシュ・ランプ駆動電源、溶接
用電源等の負荷に最適である。
According to the present invention, it is suitable for use when the rise and fall of the output current is slowed by a choke coil or the like, and is different from the conventional one. It is possible to provide a switching control method with a simple circuit in the system. Therefore, since it is not necessary to use a smoothing capacitor in the output line, an excessive current equal to or larger than the load current does not flow in the switching element.
ON of the switching element with a predetermined synchronization control signal
When turned off, the peak value of the output current signal can be appropriately controlled to the set value of the current command signal based on the synchronization control signal, and the output current can be stabilized. Of course, even if the load suddenly changes suddenly, the switching element is not damaged by overcurrent or transient heat. Further, the switching element does not require an excessive capacity corresponding to an excess current equal to or larger than the load current. Therefore, it is suitable for high-current pulse current power supplies, and is most suitable for loads such as flash / lamp drive power supplies and welding power supplies.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明のスイッチング制御方式の実施例を示す
電気回路図である。
FIG. 1 is an electric circuit diagram showing an embodiment of a switching control system of the present invention.

【図2】同例の各部の波形図である。FIG. 2 is a waveform diagram of each part of the same example.

【符号の説明】[Explanation of symbols]

1 スイッチング素子 2 チョーク・コイル 3 転流ダイオード 4 電流検出器 5 コンパレータ 6 クロック・ジェネレータ 7 同期回路 8 ドライバ 1 switching element 2 choke coil 3 commutation diode 4 current detector 5 comparator 6 clock generator 7 synchronization circuit 8 driver

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 スイッチング素子に対する電流値指令信
号と該スイッチング素子以後の電流フィードバック信号
とを比較して制御信号を得、該制御信号をクロック・パ
ルスに同期化させた後、該同期化制御信号によりそのス
イッチング素子をON・0FFさせることを特徴とする
スイッチング制御方式。
1. A synchronization control signal obtained by comparing a current value command signal for a switching element with a current feedback signal after the switching element to obtain a control signal, synchronizing the control signal with a clock pulse, and then synchronizing the control signal. A switching control method characterized in that the switching element is turned ON / OFF by.
JP4040336A 1992-01-29 1992-01-29 Switching control method Expired - Lifetime JPH0759146B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP4040336A JPH0759146B2 (en) 1992-01-29 1992-01-29 Switching control method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4040336A JPH0759146B2 (en) 1992-01-29 1992-01-29 Switching control method

Publications (2)

Publication Number Publication Date
JPH05211765A true JPH05211765A (en) 1993-08-20
JPH0759146B2 JPH0759146B2 (en) 1995-06-21

Family

ID=12577791

Family Applications (1)

Application Number Title Priority Date Filing Date
JP4040336A Expired - Lifetime JPH0759146B2 (en) 1992-01-29 1992-01-29 Switching control method

Country Status (1)

Country Link
JP (1) JPH0759146B2 (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5586218U (en) * 1978-12-08 1980-06-14

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5586218U (en) * 1978-12-08 1980-06-14

Also Published As

Publication number Publication date
JPH0759146B2 (en) 1995-06-21

Similar Documents

Publication Publication Date Title
KR100794773B1 (en) Dc-dc regulator with switching frequency responsive to load
US6788033B2 (en) Buck-boost DC-DC switching power conversion
US5912552A (en) DC to DC converter with high efficiency for light loads
JP2512670B2 (en) Step-up power switching converter
JP3432616B2 (en) DC-DC converter operating in discontinuous mode
US6144194A (en) Polyphase synchronous switching voltage regulators
US6069807A (en) Compensation circuit method of operations thereof and converter employing the same
US6462525B1 (en) Polyphase PWM converter with high efficiency at light loads
US6812682B2 (en) Switching power supply unit and semiconductor device for switching power supply
JP2010057361A (en) Voltage mode feedback burst mode circuit
US6778412B2 (en) Synchronous converter with reverse current protection through variable inductance
JPH04372572A (en) Switching circuit, converter using the same and power factor improved power source
US8503195B1 (en) System and method for zero volt switching of half bridge converters during startup and short circuit conditions
WO2017103648A1 (en) Welding power supply with extended voltage characteristic
US5719754A (en) Integrated power converter and method of operation thereof
US8576596B2 (en) Systems and methods for off-time control in a voltage converter
JPH05211765A (en) Switching control system
JP3480283B2 (en) Power supply
JPH07264866A (en) Ac-dc converter
CN112075019A (en) Buck matrix rectifier with boost switch and operation thereof during one phase loss
JPH0546174B2 (en)
JP2000312478A (en) Chopper
JP2982930B2 (en) DC / DC converter
JPH0412671A (en) Capacitor input type dc power supply
JPH07177747A (en) Power supply unit

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R360 Written notification for declining of transfer of rights

Free format text: JAPANESE INTERMEDIATE CODE: R360

R370 Written measure of declining of transfer procedure

Free format text: JAPANESE INTERMEDIATE CODE: R370

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080621

Year of fee payment: 13

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090621

Year of fee payment: 14

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100621

Year of fee payment: 15

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110621

Year of fee payment: 16

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110621

Year of fee payment: 16

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120621

Year of fee payment: 17

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (prs date is renewal date of database)

Year of fee payment: 17

Free format text: PAYMENT UNTIL: 20120621