JPH05122287A - Hdlc procedure data transfer equipment - Google Patents
Hdlc procedure data transfer equipmentInfo
- Publication number
- JPH05122287A JPH05122287A JP3302605A JP30260591A JPH05122287A JP H05122287 A JPH05122287 A JP H05122287A JP 3302605 A JP3302605 A JP 3302605A JP 30260591 A JP30260591 A JP 30260591A JP H05122287 A JPH05122287 A JP H05122287A
- Authority
- JP
- Japan
- Prior art keywords
- transmission
- frame
- timer
- transmission clock
- frame transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Communication Control (AREA)
- Maintenance And Management Of Digital Transmission (AREA)
Abstract
Description
【0001】[0001]
【産業上の利用分野】本発明は、HDLC手順データ転
送装置に関し、特にフレーム送信異常時の発生原因区別
化に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an HDLC procedure data transfer apparatus, and more particularly to discrimination of causes of occurrence of abnormal frame transmission.
【0002】[0002]
【従来の技術】従来の装置は、フレーム送信の異常を、
送信クロック断によるものか、伝送路上エラー、又は相
手局異常によるものかを区別していないか、また区別し
ている場合は、送信クロック断を検出するために、複雑
な電子回路を用いている。2. Description of the Related Art A conventional device is used to detect an abnormality in frame transmission.
Whether or not it is due to the transmission clock loss, due to an error on the transmission path, or due to an abnormality in the partner station, or when they are distinguished, a complicated electronic circuit is used to detect the transmission clock loss.
【0003】[0003]
【発明が解決しようとする課題】従来の装置は、フレー
ム送信の異常を、送信クロック断によるものか、伝送路
上エラー、又は相手局異常によるものかを区別するため
に、送信クロック断を検出するための複雑な電子回路が
必要であるという問題点があった。The conventional device detects a transmission clock loss in order to distinguish an abnormality in frame transmission from a transmission clock loss, an error on the transmission path, or an abnormality in the partner station. There was a problem that a complicated electronic circuit for
【0004】本発明の目的は送信クロック断を検出する
ための複雑な電子回路を必要とせずフレーム送信の異常
を送信クロック断によるものか伝送路上エラー又は相手
局異常によるものかを区別するHDLC手順データ転送
装置を提供することにある。An object of the present invention is to provide an HDLC procedure for distinguishing a frame transmission abnormality from a transmission clock loss, a transmission path error or a partner station abnormality without requiring a complicated electronic circuit for detecting a transmission clock failure. It is to provide a data transfer device.
【0005】[0005]
【課題を解決するための手段】本発明はフレーム送信の
異常を、送信クロック断によるものか、伝送路上エラー
又は相手局異常によるものかを区別するべく送信側装置
内にT1タイマーを備えることを特徴とする、HDLC
手順データ転送装置である。SUMMARY OF THE INVENTION According to the present invention, a T1 timer is provided in a transmission side apparatus in order to discriminate an abnormality in frame transmission from a transmission clock loss, an error on a transmission path, or an abnormality in a partner station. Characteristic, HDLC
It is a procedure data transfer device.
【0006】本発明によれば、HDLC手順において
は、フレーム送信は送信クロックに同期して行なわれる
ので、送信クロック断がない場合はT1タイムアウト発
生前に、相手局より応答フレームの受信があり、送信ク
ロック断の場合は、フレーム送信完了前にT1タイムア
ウトが発生する、かくしてT1タイムアウト発生時に、
フレーム送信完了か否かを判断して、送信クロック断を
検出することができる。According to the present invention, in the HDLC procedure, frame transmission is performed in synchronization with the transmission clock. Therefore, when there is no transmission clock interruption, a response frame is received from the partner station before T1 timeout occurs, When the transmission clock is cut off, T1 timeout occurs before the frame transmission is completed. Thus, when T1 timeout occurs,
It is possible to detect whether or not the transmission clock is broken by judging whether or not the frame transmission is completed.
【0007】[0007]
【実施例】次に、本発明について図1および図2を併せ
参照して説明する。図1は本発明の構成のブロック図で
あり図2は本発明の一実施例を示すフローチャートであ
る。図1に示すようにT1タイマー10を有する送信側
装置1がHDLC手順で、フレームを送信し、受信側装
置2が、応答フレームを受信する。図2は送信側装置1
におけるフローチャートの一例である。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be described with reference to FIGS. FIG. 1 is a block diagram of the configuration of the present invention, and FIG. 2 is a flow chart showing an embodiment of the present invention. As shown in FIG. 1, the transmission side device 1 having the T1 timer 10 transmits a frame in the HDLC procedure, and the reception side device 2 receives the response frame. FIG. 2 shows the transmitting side device 1.
2 is an example of a flowchart in FIG.
【0008】(102),(103),(104),
(105),(106)は、フレーム送信開始の際、送
信クロック断検出フラグをセットし、T1タイマーをス
タートする。(107),(108)はフレーム送信完
了の際、送信クロック断検出フラグをリセットする。
(109),(110)は、フレーム送信に対する相手
局よりの応答フレーム受信でT1タイマをストップす
る。(111)で、T1タイムアウト発生を検出した
際、(112)で送信クロック断検出フラグのセット、
リセット状態を判断して、T1タイムアウト前にフレー
ム送信完了していれば、(115)で伝送路上エラー、
又は相手局異常処理を、フレーム送信完了前に、T1タ
イムアウト発生していれば、(113)の送信クロック
断検出処理を行う。(102), (103), (104),
(105) and (106) set the transmission clock loss detection flag at the start of frame transmission and start the T1 timer. (107) and (108) reset the transmission clock loss detection flag when the frame transmission is completed.
(109) and (110) stop the T1 timer when a response frame is received from the partner station in response to the frame transmission. When the occurrence of T1 timeout is detected in (111), the transmission clock loss detection flag is set in (112).
If the reset state is judged and the frame transmission is completed before the T1 timeout, an error on the transmission path occurs in (115),
Alternatively, if the T1 timeout occurs before the frame transmission is completed, the partner station abnormality processing is performed (113), the transmission clock loss detection processing.
【0009】[0009]
【発明の効果】以上説明したように、本発明は、HDL
C手順の制御に不可欠なT1タイマを利用することによ
り、送信クロック断を検出するための複雑な電子回路が
なくても、フレーム送信の異常原因が、送信クロック断
によるものか、伝送路上エラー又は相手局異常によるも
のかを区別することができるという効果を有する。As described above, according to the present invention, the HDL
By using the T1 timer, which is indispensable for controlling the C procedure, even if there is no complicated electronic circuit for detecting the transmission clock loss, the cause of the frame transmission abnormality is due to the transmission clock loss, a transmission line error, or This has the effect of distinguishing whether or not it is due to an abnormality in the partner station.
【図1】本発明の構成のブロック図、FIG. 1 is a block diagram of a configuration of the present invention,
【図2】本発明の一実施例のフローチャートFIG. 2 is a flowchart of an embodiment of the present invention.
1 送信側装置 2 受信側装置 10 T1タイマー 1 transmitting side device 2 receiving side device 10 T1 timer
Claims (1)
によるものか、伝送路上エラー又は相手局異常によるも
のかを区別するべく送信側装置内にT1タイマーを備え
ることを特徴とする、HDLC手順データ転送装置。1. An HDLC procedure data, characterized in that a T1 timer is provided in a transmitting side device for distinguishing an abnormality in frame transmission from a transmission clock interruption, an error on a transmission path or an abnormality in a partner station. Transfer device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3302605A JPH05122287A (en) | 1991-10-23 | 1991-10-23 | Hdlc procedure data transfer equipment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3302605A JPH05122287A (en) | 1991-10-23 | 1991-10-23 | Hdlc procedure data transfer equipment |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH05122287A true JPH05122287A (en) | 1993-05-18 |
Family
ID=17910998
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3302605A Pending JPH05122287A (en) | 1991-10-23 | 1991-10-23 | Hdlc procedure data transfer equipment |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH05122287A (en) |
-
1991
- 1991-10-23 JP JP3302605A patent/JPH05122287A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH05122287A (en) | Hdlc procedure data transfer equipment | |
US6016567A (en) | Radio broadcast system with improved reception of an NAK code | |
JPH08279803A (en) | Burst signal detection circuit | |
JP2662424B2 (en) | Carrier control method in two-wire half-duplex communication | |
KR100186217B1 (en) | Packet data forming method and data receiving method depending on it | |
JP2541492B2 (en) | Microprocessor remote reset method | |
JP3033588B2 (en) | MF signal erroneous detection prevention circuit | |
JP2747475B2 (en) | Transmitter / receiver monitoring method | |
JP2748775B2 (en) | Data line failure detection circuit | |
JPS61281652A (en) | Line trouble detecting system | |
JPH03258059A (en) | Speed setting system | |
JPH03255745A (en) | Loop-shaped signal communication system | |
JPH06169329A (en) | Response system for interruption packet | |
JPH01204544A (en) | Data collision prevention system | |
JPH0537504A (en) | Clock signal transmission system | |
JPH05252207A (en) | Data transfer system | |
JPH04311125A (en) | Transmission line failure detecting circuit | |
JPH06169300A (en) | Fault detection system | |
JPS6276835A (en) | Transmission control system | |
JPH03250941A (en) | Polling non-reply monitor system | |
JPH05268293A (en) | Method and device for detecting fault of data communication processor | |
JP2002044404A (en) | Preamble signal detection control circuit and preamble signal determining method | |
JPH0818606A (en) | Discontinuity detection method | |
JP2002222483A (en) | Measuring instrument | |
JP2004180096A (en) | Information processor and method for detecting device abnormality |