JPH05120038A - Interruption control system - Google Patents

Interruption control system

Info

Publication number
JPH05120038A
JPH05120038A JP29065591A JP29065591A JPH05120038A JP H05120038 A JPH05120038 A JP H05120038A JP 29065591 A JP29065591 A JP 29065591A JP 29065591 A JP29065591 A JP 29065591A JP H05120038 A JPH05120038 A JP H05120038A
Authority
JP
Japan
Prior art keywords
interrupt
interruption
processing
control
executed
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP29065591A
Other languages
Japanese (ja)
Inventor
Takehiko Shimojima
健彦 下島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP29065591A priority Critical patent/JPH05120038A/en
Publication of JPH05120038A publication Critical patent/JPH05120038A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To execute the process of high priority without returning control to the process in the middle of travel when interruption occurs while the process travels, an interruption processing is executed and the process of high priority can be made travel in the operating system of a multi-process. CONSTITUTION:When interruption occurs, the interruption processing is judged to be executed at present or not (step 1). If the interruption processing is not executed at present, the content of a register is saved in process management data on the process in the middle or travel (step 2). A processing corresponding to interruption is executed (step 3), and control is shifted to the head address of a dispatcher (step 4). When interruption terminates, a system is switched to the process of high priority at high speed without returning control to the process which is once interrupted.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【産業上の利用分野】本発明はマルチプロセスのオペレ
ーティングシステム(以下「OS」という)における割
り込み制御方式に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an interrupt control system in a multi-process operating system (hereinafter referred to as "OS").

【0002】[0002]

【従来の技術】従来のOSにおける割り込み制御方式で
は、プロセス走行中に割り込みが発生した場合、走行中
のプロセスの状態を割り込み発生時の状態退避エリアで
ある割り込みスタックに退避し、割り込み処理終了時に
退避した状態を復帰し、割り込み発生前に走行していた
プロセスに制御を戻していた。
2. Description of the Related Art In a conventional interrupt control method in an OS, when an interrupt occurs during process running, the state of the running process is saved in an interrupt stack, which is a state save area when the interrupt occurs, and when the interrupt processing is completed. The saved state was restored, and control was returned to the process that was running before the interrupt occurred.

【0003】[0003]

【発明が解決しようとする課題】ここで、割り込みとは
例えばディスクからデータブロックを読み込んだとか、
またはネットワークからメッセージが到着したというよ
うに、あるイベントの発生を通知するものであり、これ
に対応してプロセスが起動または待ち解除されるもので
ある。マルチプロセスのOSではイベントを契機に優先
度の高いプロセスから順に一連の処理が動き出すため、
イベントが発生した時点では平均的には優先度の低いプ
ロセスが動作していることになる。つまり、イベント
(割り込み)が起こると優先度の高いプロセスへの切り
替えが起こる確率が高い。従来の割り込み制御方式で
は、この場合、割り込まれたプロセスに非同期例外を送
り、割り込み終了時にいったん割り込まれたプロセスに
制御を戻し、そのプロセスが例外を検出して再度OSに
制御を渡し、優先度の高いプロセスへの切り替えを行っ
ていた。本発明の目的は走行中のプロセスよりも優先度
の高いプロセスが走行可能となった場合、走行中のプロ
セスに制御を戻すことなく優先度の高いプロセスの実行
を可能とする割り込み制御方式を提供することにある。
Here, an interrupt is, for example, reading a data block from a disk,
Or, it notifies the occurrence of an event such as the arrival of a message from the network, and the process is started or released in response to this. In a multi-process OS, a series of processes starts from the process with the highest priority triggered by an event.
At the time the event occurs, a process with a low priority is operating on average. In other words, when an event (interrupt) occurs, there is a high probability that a process with a higher priority will be switched. In the conventional interrupt control method, in this case, an asynchronous exception is sent to the interrupted process, control is returned to the interrupted process at the end of the interrupt, the process detects the exception, and passes control to the OS again to set the priority. I was switching to a higher process. An object of the present invention is to provide an interrupt control method that enables execution of a high-priority process without returning control to the running process when a process having a higher priority than the running process can run. To do.

【0004】[0004]

【課題を解決するための手段】前記目的を達成するため
に本発明による割り込み制御方式はマルチプロセスのオ
ペレーティングシステムにおいて、プロセス走行中に割
り込みが発生した場合,走行中のプロセスの状態をプロ
セス管理データ中に退避する手段と、前記割り込み処理
が終了したときプロセス切り替え処理に制御を移す手段
とから構成してある。
In order to achieve the above object, the interrupt control method according to the present invention is a multi-process operating system, and when an interrupt occurs during the process running, the status of the running process is displayed as process management data. It is composed of means for retreating inside and means for transferring control to the process switching processing when the interrupt processing is completed.

【0005】[0005]

【実施例】以下、図面を参照して本発明をさらに詳しく
説明する。図1は本発明による割り込み制御方式の実施
例を説明するためのフローチャートである。OSにおい
て、プロセス走行中に割り込みが発生すると、現在割り
込み処理中か否かを判定する(ステップ1)。割り込み
処理中でなければ、プロセッサのレジスタの内容を走行
中のプロセスのプロセス管理データ中に退避する(ステ
ップ2)。つぎに割り込みに対応する処理を行い(ステ
ップ3)、ディスパッチャの先頭アドレスに制御を渡す
(ステップ4)。割り込み処理中の場合は、プロセスの
レジスタを割り込みスタックに退避する(ステップ
5)。そして、割り込みに対応する処理を行い(ステッ
プ6)、割り込まれた点に制御を移す(ステップ7)。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described in more detail below with reference to the drawings. FIG. 1 is a flow chart for explaining an embodiment of an interrupt control system according to the present invention. When an interrupt occurs in the OS while the process is running, it is determined whether or not the interrupt is currently being processed (step 1). If interrupt processing is not in progress, the contents of the register of the processor are saved in the process management data of the running process (step 2). Next, the process corresponding to the interrupt is performed (step 3), and the control is passed to the start address of the dispatcher (step 4). If the interrupt is being processed, the process register is saved in the interrupt stack (step 5). Then, the process corresponding to the interrupt is performed (step 6), and the control is transferred to the interrupted point (step 7).

【0006】[0006]

【発明の効果】以上,説明したように本発明はマルチプ
ロセスのオペレーティングシステムにおいて、プロセス
走行中に割り込みが発生した場合,走行中のプロセスの
状態をプロセス管理データ中に退避する手段と、前記割
り込み処理が終了したときプロセス切り替え処理に制御
を移す手段とを備えているので、割り込みにより走行中
のプロセスよりも優先度の高いプロセスが走行可能とな
った場合、割り込み処理終了後はいったん走行中のプロ
セスに制御を戻すことなく、高速に、優先度の高いプロ
セスを実行することができるという効果がある。
As described above, according to the present invention, in a multi-process operating system, when an interrupt occurs during process running, a means for saving the running process state in process management data, and the interrupt. Since it has means for transferring control to process switching processing when processing is completed, if a process with a higher priority than the running process can be run due to an interrupt, once the interrupt process is completed There is an effect that a high-priority process can be executed at high speed without returning control to the process.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明による割り込み制御方式の実施例を説明
するためのフローチャートである。
FIG. 1 is a flowchart for explaining an embodiment of an interrupt control system according to the present invention.

【符号の説明】[Explanation of symbols]

1…判定ステップ 2…レジスタ内容のプロセス管理データへの退避処理ス
テップ 3…割り込みに対応する処理ステップ 4…割り込み終了時のディスパッチャへの制御移相処理
ステップ 5…レジスタ内容の割り込みスタックへの退避処理ステ
ップ 6…割り込みに対応する処理ステップ 7…割り込まれた点への制御移送処理ステップ
1 ... Judgment step 2 ... Saving processing of register contents to process management data Step 3 ... Processing corresponding to interrupt 4 ... Control phase shift processing to dispatcher at the end of interrupt Step 5 ... Saving processing of register contents to interrupt stack Step 6 ... Processing step corresponding to interrupt 7 ... Control transfer processing step to interrupted point

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 マルチプロセスのオペレーティングシス
テムにおいて、 プロセス走行中に割り込みが発生した場合,走行中のプ
ロセスの状態をプロセス管理データ中に退避する手段
と、 前記割り込み処理が終了したときプロセス切り替え処理
に制御を移す手段と、から構成したことを特徴とする割
り込み制御方式。
1. In a multi-process operating system, when an interrupt occurs while a process is running, a means for saving the status of the running process in process management data, and a process switching process when the interrupt process is completed. An interrupt control system characterized by comprising a means for transferring control.
JP29065591A 1991-10-09 1991-10-09 Interruption control system Pending JPH05120038A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29065591A JPH05120038A (en) 1991-10-09 1991-10-09 Interruption control system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29065591A JPH05120038A (en) 1991-10-09 1991-10-09 Interruption control system

Publications (1)

Publication Number Publication Date
JPH05120038A true JPH05120038A (en) 1993-05-18

Family

ID=17758783

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29065591A Pending JPH05120038A (en) 1991-10-09 1991-10-09 Interruption control system

Country Status (1)

Country Link
JP (1) JPH05120038A (en)

Similar Documents

Publication Publication Date Title
US6006247A (en) Method and system for scheduling threads and handling exceptions within a multiprocessor data processing system
JP3699806B2 (en) Interrupt controller and control system
JPH01277928A (en) Printer
JP3970609B2 (en) Processor system
JPS62184544A (en) Virtual computer system
JPH05120038A (en) Interruption control system
JP2001256062A (en) Interruption processing method and operation processor using the same
JPH04373026A (en) Program interrupting method
JPH11312148A (en) Method and device for synchronizing barrier
JP2000276433A (en) Data transfer device
JP2001022718A (en) Parallel processor
JPH11167494A (en) Arithmetic processor and register managing method for it
JPS63118949A (en) Information processor
JPH10247161A (en) Memory management system
JP3037300B1 (en) Communication control device, communication control method, and recording medium
JPH0219494B2 (en)
JP2001236241A (en) System for controlling memory duplex
JP2000312244A (en) Network interface switching method, its system and its recording medium
JPH0546407A (en) Stack management system
JPH0554141B2 (en)
JPS62140145A (en) Virtual computer system
JPH1074148A (en) Interruption processor
JP2581327B2 (en) Virtual machine I / O interrupt handling method
JP2975094B2 (en) Control device for I / O device
JPH11120010A (en) Information processing method and recording medium