JPH0510856B2 - - Google Patents

Info

Publication number
JPH0510856B2
JPH0510856B2 JP14695383A JP14695383A JPH0510856B2 JP H0510856 B2 JPH0510856 B2 JP H0510856B2 JP 14695383 A JP14695383 A JP 14695383A JP 14695383 A JP14695383 A JP 14695383A JP H0510856 B2 JPH0510856 B2 JP H0510856B2
Authority
JP
Japan
Prior art keywords
threshold level
threshold
comparator
level
state
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP14695383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6038955A (ja
Inventor
Shigeo Amamya
Tetsuo Soejima
Toshitaka Tsuda
Kazuhiro Hayashi
Tomoji Inoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Original Assignee
Fujitsu Ltd
Nippon Telegraph and Telephone Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd, Nippon Telegraph and Telephone Corp filed Critical Fujitsu Ltd
Priority to JP14695383A priority Critical patent/JPS6038955A/ja
Publication of JPS6038955A publication Critical patent/JPS6038955A/ja
Publication of JPH0510856B2 publication Critical patent/JPH0510856B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00Baseband systems
    • H04L25/02Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of dc offset
    • H04L25/062Setting decision thresholds using feedforward techniques only

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Dc Digital Transmission (AREA)
JP14695383A 1983-08-11 1983-08-11 自動スレツシヨルドレベル制御方式 Granted JPS6038955A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14695383A JPS6038955A (ja) 1983-08-11 1983-08-11 自動スレツシヨルドレベル制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14695383A JPS6038955A (ja) 1983-08-11 1983-08-11 自動スレツシヨルドレベル制御方式

Publications (2)

Publication Number Publication Date
JPS6038955A JPS6038955A (ja) 1985-02-28
JPH0510856B2 true JPH0510856B2 (da) 1993-02-10

Family

ID=15419306

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14695383A Granted JPS6038955A (ja) 1983-08-11 1983-08-11 自動スレツシヨルドレベル制御方式

Country Status (1)

Country Link
JP (1) JPS6038955A (da)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2652217B1 (fr) * 1989-09-20 1994-02-18 Merlin Gerin Dispositif de transmission synchrone, notamment pour declencheur electronique.
JP4204710B2 (ja) 1999-07-29 2009-01-07 株式会社ルネサステクノロジ 入力閾値自動選択回路

Also Published As

Publication number Publication date
JPS6038955A (ja) 1985-02-28

Similar Documents

Publication Publication Date Title
US3555428A (en) Fsk receiver for detecting a data signal with the same number of cycles of each carrier frequency
US4415984A (en) Synchronous clock regenerator for binary serial data signals
EP0074587B1 (en) Frequency-independent, self-clocking encoding technique and apparatus for digital communications
US3733550A (en) Multilevel signal transmission system
US3731199A (en) Multilevel signal transmission system
EP0181346A1 (en) High-speed digital loop transceiver
US4528661A (en) Ring communications system
US4276649A (en) Receiver for digital signals in line code
CA2021295C (en) Polarity detector for subscriber lines
US20020018492A1 (en) Transmission method and transmission system as well as communications device
US3953673A (en) Digital data signalling systems and apparatus therefor
US4536876A (en) Self initializing phase locked loop ring communications system
US3826990A (en) Anti phase-ambiguity for phase-shift keying binary transmission systems
JPH0510856B2 (da)
US4203003A (en) Frame search control for digital transmission system
EP0176561B1 (en) Digital phase-locked loop circuit
US5095496A (en) Digital audio signal receiver
US4213007A (en) Method and apparatus for monitoring a pulse-code modulated data transmission
CA1134046A (en) Circuit for converting binary digital signals into pseudoternary a.c. pulses
CA1205586A (en) Apparatus for receiving high-speed data in packet form
EP0066622A1 (en) METHOD AND DEVICE FOR DEMODULATING DIFFERENTIALLY ENCODED PHASE MODULATED DATA TRANSMISSIONS.
US4247935A (en) Arrangement for converting start-stop signals into an isochronous signal
JPH0137017B2 (da)
JPS6320931A (ja) デ−タ伝送装置
JPH0557786B2 (da)