JPH0455826U - - Google Patents

Info

Publication number
JPH0455826U
JPH0455826U JP9741190U JP9741190U JPH0455826U JP H0455826 U JPH0455826 U JP H0455826U JP 9741190 U JP9741190 U JP 9741190U JP 9741190 U JP9741190 U JP 9741190U JP H0455826 U JPH0455826 U JP H0455826U
Authority
JP
Japan
Prior art keywords
resistor
output
voltage
bias
avalanche photodiode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9741190U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9741190U priority Critical patent/JPH0455826U/ja
Publication of JPH0455826U publication Critical patent/JPH0455826U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Optical Communication System (AREA)
  • Control Of Amplification And Gain Control (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図はこの考案によるAPD1のバイアス回
路の構成図、第2図は従来技術による光受信回路
の構成図、第3図はAPD1のブレーク・ダウン
電圧説明図である。 1……APD(アバランシエ・フオトダイオー
ド)、2A……前置増幅器、2B……可変利得増
幅器、3……検波回路、4A……利得制御回路、
4B……バイアス制御回路、5……可変バイアス
電源、6……比較器、7A〜7D……抵抗、7E
……ZD(ツエナー・ダイオード)、7F……抵
抗、8……電源Vcc供給端子、11……光入力
信号。
FIG. 1 is a block diagram of the bias circuit of the APD 1 according to this invention, FIG. 2 is a block diagram of the optical receiver circuit according to the prior art, and FIG. 3 is a diagram illustrating the breakdown voltage of the APD 1. 1...APD (avalanche photodiode), 2A...preamplifier, 2B...variable gain amplifier, 3...detection circuit, 4A...gain control circuit,
4B...Bias control circuit, 5...Variable bias power supply, 6...Comparator, 7A to 7D...Resistor, 7E
...ZD (Zener diode), 7F...Resistor, 8...Power supply Vcc supply terminal, 11...Optical input signal.

Claims (1)

【実用新案登録請求の範囲】 光入力信号11を電気信号に変換するアバラン
シエ・フオトダイオード1と、 アバランシエ・フオトダイオード1の出力信号
を増幅する前置増幅器2Aと、 前置増幅器2Aの出力を増幅する可変利得増幅
器2Bと、 可変利得増幅器2Bの出力を検波する検波回路
3と、 検波回路3の出力を入力とし、可変利得増幅器
2Bの利得を制御する利得制御回路4Aと、 アバランシエ・フオトダイオード1に逆バイア
ス電圧を供給する可変バイアス電源5と、 検波回路3の出力を入力とし、可変バイアス電
源5を制御するバイアス制御回路4Bと、 逆バイアス電圧を分圧する第1の抵抗7Aと第
2の抵抗7Bと、 アバランシエ・フオトダイオード1と同方向の
温度係数をもつツエナー・ダイオード7Eと、 ツエナー・ダイオード7Eに流す電流を制限す
る第3の抵抗7Fと、 ツエナー・ダイオード7Eの電圧を分圧する第
4の抵抗7Cと第5の抵抗7Dと、 第1の抵抗7Aと第2の抵抗7Bによる第1の
分圧と第4の抵抗7Cと第5の抵抗7Dによる第
2の分圧を入力とする比較器6とを備え、 検波回路3の出力により受光パワーに対応した
逆バイアス電圧を可変バイアス電源5に設定し、
比較器6の出力によりブレーク・ダウン電圧以上
にならないようにバイアス制御回路4Bを制御す
ることを特徴とする光受信回路のバイアス回路。
[Claims for Utility Model Registration] An avalanche photodiode 1 that converts an optical input signal 11 into an electrical signal, a preamplifier 2A that amplifies the output signal of the avalanche photodiode 1, and amplifies the output of the preamplifier 2A. a detection circuit 3 that detects the output of the variable gain amplifier 2B; a gain control circuit 4A that receives the output of the detection circuit 3 as an input and controls the gain of the variable gain amplifier 2B; and an avalanche photodiode 1. a bias control circuit 4B that receives the output of the detection circuit 3 and controls the variable bias power supply 5, and a first resistor 7A and a second resistor that divides the reverse bias voltage. A resistor 7B, a Zener diode 7E having a temperature coefficient in the same direction as the avalanche photodiode 1, a third resistor 7F that limits the current flowing through the Zener diode 7E, and a third resistor that divides the voltage of the Zener diode 7E. 4 resistor 7C and fifth resistor 7D, a first divided voltage by first resistor 7A and second resistor 7B, and a second divided voltage by fourth resistor 7C and fifth resistor 7D. a comparator 6 for setting the variable bias power supply 5 to a reverse bias voltage corresponding to the received light power by the output of the detection circuit 3;
A bias circuit for an optical receiving circuit characterized in that the output of a comparator 6 controls a bias control circuit 4B so that the voltage does not exceed a breakdown voltage.
JP9741190U 1990-09-17 1990-09-17 Pending JPH0455826U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9741190U JPH0455826U (en) 1990-09-17 1990-09-17

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9741190U JPH0455826U (en) 1990-09-17 1990-09-17

Publications (1)

Publication Number Publication Date
JPH0455826U true JPH0455826U (en) 1992-05-13

Family

ID=31837758

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9741190U Pending JPH0455826U (en) 1990-09-17 1990-09-17

Country Status (1)

Country Link
JP (1) JPH0455826U (en)

Similar Documents

Publication Publication Date Title
JP3192295B2 (en) Optical receiver
JPH0455826U (en)
JPS5873251A (en) Optical reception circuit
JPH0352028Y2 (en)
JP2606163B2 (en) Automatic gain circuit of optical receiver
JPH04265004A (en) Apd bias voltage control circuit
JP2841743B2 (en) Light emitting and receiving circuit for optical sensor
JPH03120115U (en)
JP2599429Y2 (en) Photoelectric conversion circuit
JPH0246421U (en)
JP2688895B2 (en) Photoelectric analog smoke detector
JPH0358795U (en)
JPS6035844A (en) Receiving circuit of optical signal
JPS62196415U (en)
JPH0411394Y2 (en)
JP3177115B2 (en) Receiver amplifier
JPH0843201A (en) Pyroelectric infrared sensor circuit
JP2003264434A (en) Optical signal receiving circuit
JPH079450Y2 (en) Optical receiver circuit
JPH0396059U (en)
JP3039875B2 (en) Optical receiver
JPS596018Y2 (en) Light receiving circuit for optical communication equipment
JPS6257447U (en)
JPH01147533U (en)
JPS6331561U (en)