JPH0435140A - Frequency synchronizing system - Google Patents

Frequency synchronizing system

Info

Publication number
JPH0435140A
JPH0435140A JP2134073A JP13407390A JPH0435140A JP H0435140 A JPH0435140 A JP H0435140A JP 2134073 A JP2134073 A JP 2134073A JP 13407390 A JP13407390 A JP 13407390A JP H0435140 A JPH0435140 A JP H0435140A
Authority
JP
Japan
Prior art keywords
frequency
output
phase
frequency divider
reference oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2134073A
Other languages
Japanese (ja)
Inventor
Tetsuo Onodera
小野寺 哲雄
Kazuhide Watanabe
渡邉 一英
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP2134073A priority Critical patent/JPH0435140A/en
Publication of JPH0435140A publication Critical patent/JPH0435140A/en
Pending legal-status Critical Current

Links

Landscapes

  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)

Abstract

PURPOSE:To always make a frequency of a reference carrier coincident with an intermediate frequency by frequency-dividing an output of a reference oscillator so as to obtain a reference carrier, multiplying it, comparing the phase of it with an output of a frequency divider and controlling the frequency of the reference oscillator. CONSTITUTION:A carrier oscillated at a reference oscillator 8 is inputted respectively to 1st and 2nd local oscillators 2, 5, and 1/m frequency-divided by a 1/m frequency divider 9, 1/8 frequency-divided by a 1/8 frequency divider 10 and the result is fed to an orthogonal detector 11 as a reference carrier. Moreover, part of the signal of a 2nd intermediate frequency outputted from a 2nd intermediate frequency filter 7 is inputted to a 8 multiplier 13, in which the signal is multiplied by a multiple of 8, in which a modulation component of 8-phase modulation wave is eliminated and the result is inputted to a phase detector 12. The phase detector 12 uses an output from a 8 multiplier 13 and an output from the 1/m frequency divider 9 to apply phase detection. The phase detection output of the phase detector 12 is fed back to the reference oscillator 12 to control the oscillating frequency so that the synchronization detection is implemented by the orthogonal detector 11. Thus, circuit integration is facilitated and an inexpensive system is obtained.

Description

【発明の詳細な説明】 (産業上の利用分野) 本発明はN相位相変調用受信機の周波数同期に関するも
のである。
DETAILED DESCRIPTION OF THE INVENTION (Field of Industrial Application) The present invention relates to frequency synchronization of an N-phase phase modulation receiver.

(従来の技術) 第2図は従来のN相位相変調用のスーパーヘテロダイン
受信機の周波数同期方式を示すブロック図である。同図
において、アンテナ1で受信された受信信号は第1混合
器3によシ周波数シンセサイザである第1局発2からの
信号と混合されて第1中間周波数に変換され、第1中間
周波数ろ波器4により不要波が除去され第2混合器6に
入力される。第2混合器6に入力された第1中間周波数
の信号は周波数シンセサイザである第2局発5からの信
号と混合されて第2中間周波数に変換され、第2中間周
波数ろ波器7により不要波が除去され直交検波器11に
入力される。直交検波器11に入力された第2中間周波
数の信号は周波数シンセサイザである基準搬送波発生器
15からの信号を用いてベースバンドに変換され、出力
端子14から出力される。また、前記直交検波器11の
出力信月の一部は周波数誤差検出器I6に入力され、第
2中間周波数と基準搬送波発生器15からの信号との周
波数のずれが検出される。検出されたずれは誤差信号と
して基準発振器8に加えられ、その発振周波数を制御し
、該基準発振器8の出力は前記第1局発2、第2局発5
にそれぞれ加えられ、それらの発振周波数を制御する。
(Prior Art) FIG. 2 is a block diagram showing a frequency synchronization method of a conventional superheterodyne receiver for N-phase phase modulation. In the figure, a received signal received by an antenna 1 is mixed with a signal from a first local oscillator 2, which is a frequency synthesizer, by a first mixer 3, converted to a first intermediate frequency, and then filtered by a first intermediate frequency filter. Unnecessary waves are removed by the wave generator 4 and input to the second mixer 6. The first intermediate frequency signal input to the second mixer 6 is mixed with the signal from the second local oscillator 5, which is a frequency synthesizer, and converted to a second intermediate frequency, which is then unnecessary by the second intermediate frequency filter 7. The waves are removed and input to the quadrature detector 11. The second intermediate frequency signal input to the quadrature detector 11 is converted to baseband using a signal from a reference carrier generator 15, which is a frequency synthesizer, and is output from an output terminal 14. Further, a part of the signal output from the quadrature detector 11 is input to a frequency error detector I6, and a frequency difference between the second intermediate frequency and the signal from the reference carrier generator 15 is detected. The detected deviation is applied as an error signal to the reference oscillator 8 to control its oscillation frequency, and the output of the reference oscillator 8 is applied to the first local oscillator 2 and the second local oscillator 5.
are added to each to control their oscillation frequencies.

このようにして、基準発振器8の発振周波数は直交検波
器11で同期検波が行われるように制御される。
In this way, the oscillation frequency of the reference oscillator 8 is controlled so that the quadrature detector 11 performs synchronous detection.

なお、前記周波数誤差検出器16、基準発振器8、基準
搬送波発生器15による同期検波用の搬送波の再生方式
としては、コスタスルーゾ形の再生方式などが用いられ
ろ。
Note that as a method for reproducing carrier waves for synchronous detection by the frequency error detector 16, reference oscillator 8, and reference carrier wave generator 15, a Costas-Srusot type regeneration method or the like may be used.

(発明が解決しようとする課題) しかしながら、上記周波数同期方式では基準発振器8の
発振周波数と第2中間周波数とは一般に倍数関係になら
ないため基準搬送波発生器15はシンセサイザにより構
成せざるをえず高価なものとなり、また多相位相変調に
対しては周波数誤差検出器16が複雑になるという欠点
があった。
(Problem to be Solved by the Invention) However, in the frequency synchronization method described above, the oscillation frequency of the reference oscillator 8 and the second intermediate frequency generally do not have a multiple relationship, so the reference carrier generator 15 must be constructed from a synthesizer, which is expensive. Moreover, there is a drawback that the frequency error detector 16 becomes complicated for polyphase phase modulation.

本発明は」−記欠点を除去するためになされたものであ
って、高価な基準搬送波発生器J5や複雑な周波数誤差
検出器16を用いろことなく周波数同期を行うことので
きる安価な周波数同期方式を提供することを1月的とす
る。
The present invention has been made in order to eliminate the drawbacks mentioned above, and is an inexpensive frequency synchronization method that can perform frequency synchronization without using an expensive reference carrier generator J5 or a complicated frequency error detector 16. The aim is to provide a method in January.

(課題を解決するための手段) 本発明は上記目的を達成するため、中間周波数に変換し
た受信信号を基準搬送波を用いて直交検波するN相位相
変調性のヘテロゲイン受信機の周波数同期方式において
、搬送波を出力する基準発振器と、前記基準発振器の出
力を]7M(M:整数)分周する第10分周器と、前記
第10分周器の出力を17N(N:整数)分周して前記
基準搬送波として出力する第20分周器と、前記中間周
波数の受信信号をN逓倍する逓倍器と、前記逓倍器と第
10分周器の出力の位相を比較する位相検波器とを有し
、前記位相検波器の出力を基準発振器と入力して前記基
準搬送波の周波数が中間周波数と一致するようにその発
振周波数を制御するものである。
(Means for Solving the Problems) In order to achieve the above object, the present invention provides a frequency synchronization method for an N-phase phase modulation hetero gain receiver in which a received signal converted to an intermediate frequency is orthogonally detected using a reference carrier wave. a reference oscillator that outputs a carrier wave, a 10th frequency divider that divides the output of the reference oscillator by 7M (M: an integer), and a 10th frequency divider that divides the output of the 10th frequency divider by 17N (N: an integer). It has a 20th frequency divider that outputs as the reference carrier wave, a multiplier that multiplies the received signal of the intermediate frequency by N, and a phase detector that compares the phases of the outputs of the multiplier and the 10th frequency divider. , the output of the phase detector is input to a reference oscillator, and its oscillation frequency is controlled so that the frequency of the reference carrier wave coincides with the intermediate frequency.

(作用) 中間周波数と基準発振器の発振周波数を倍数関係(NX
M)K定めて、前記基準発振器の出力を第1の分周器に
より]、/M分周し、更に第2の分周器により]/N分
周することにより中間周波数検波用の基準搬送波を得て
いる。そして、前記中間周波数の信号を逓倍器によりN
逓倍してN相位相変調の変調成分を除去し、位相検波器
により第1の分周器の出力と位相比較し、その比較結果
に基づいて前記基準発振器の発振周波数を制御している
(Function) The intermediate frequency and the oscillation frequency of the reference oscillator are related by multiples (NX
M) K is determined, and the output of the reference oscillator is divided by ], /M by a first frequency divider, and further divided by ]/N by a second frequency divider to obtain a reference carrier wave for intermediate frequency detection. I am getting . Then, the intermediate frequency signal is converted to N by a multiplier.
The modulation component of the N-phase phase modulation is removed by multiplication, the phase is compared with the output of the first frequency divider by a phase detector, and the oscillation frequency of the reference oscillator is controlled based on the comparison result.

これにより、第1の分周器の出力と逓倍器の出力の周波
数が一致するように基準発振器の発振周波数が制御され
、結局基準搬送波の周波数は中間周波数に常に一致する
こととなる。
As a result, the oscillation frequency of the reference oscillator is controlled so that the frequencies of the output of the first frequency divider and the output of the multiplier match, and as a result, the frequency of the reference carrier wave always matches the intermediate frequency.

(実施例) 第1図は本発明の実施例を示すブロック図であって、8
相位相変調用のスーパーヘデロダイン受信機の周波数同
期に適用した例である。第1図において、アンブナ1に
より受信された受信信号は第1混合器3により周波数シ
ンセサイザである第1局発2からの信号と混合されてそ
の周波数差の第1中間周波数に変換され、第1中間周波
数ろ波器4により不要波が除去され第2混合器6に入力
される。第2混合器6に入力された第1中間周波数の信
号は周波数シンセサイザである第2局発5からの信号と
混合されてその周波数差の第2中間周波数に変換され、
第2中間周波数ろ波器7により不要波が除去され直交検
波器11に入力される。
(Embodiment) FIG. 1 is a block diagram showing an embodiment of the present invention.
This is an example of application to frequency synchronization of a superhederodyne receiver for phase modulation. In FIG. 1, a received signal received by an amplifier 1 is mixed with a signal from a first local oscillator 2, which is a frequency synthesizer, by a first mixer 3, and converted into a first intermediate frequency of the frequency difference, Unnecessary waves are removed by the intermediate frequency filter 4 and input to the second mixer 6. The signal of the first intermediate frequency inputted to the second mixer 6 is mixed with the signal from the second local oscillator 5, which is a frequency synthesizer, and converted to a second intermediate frequency of the frequency difference,
Unnecessary waves are removed by the second intermediate frequency filter 7 and input to the quadrature detector 11 .

直交検波器11に入力された第2中間周波数の信号ば1
/8分周器からの基準搬送波によりベースバンドに変換
され、出力端子14から出力される。
The second intermediate frequency signal B1 input to the quadrature detector 11
The signal is converted to baseband using the reference carrier wave from the /8 frequency divider and outputted from the output terminal 14.

一方、基準発振器8で発振された搬送波は第1局発2、
第2局発5にそれぞれ入力されるとともに、1./m分
周器9により]、/m分周され、更に1/8分周器10
により1/8分周されて基準搬送波として直交検波器1
0に加えられる。才だ、前記第2中間周波数ろ波器7か
ら出力される第2中間周波数の信号の一部ば8逓倍器1
3に入力され、8逓倍されることにより8相位相変調波
の変調成分が除去されて位相検波器12に入力される。
On the other hand, the carrier wave oscillated by the reference oscillator 8 is the first local oscillator 2,
In addition to being input to the second station 5, 1. /m frequency divider 9], /m frequency division, and further 1/8 frequency divider 10
The frequency is divided into 1/8 by the quadrature detector 1 as the reference carrier wave.
Added to 0. A part of the second intermediate frequency signal outputted from the second intermediate frequency filter 7 is transferred to the 8 multiplier 1.
3 and is multiplied by 8 to remove the modulation components of the 8-phase phase modulated wave and input to the phase detector 12.

位相検波器I2は8逓倍器I3からの出力とz/m分周
器9からの出力とにより位相検波を行なう。この位相検
波器120位相検波出力を基準発振器12に帰還し、直
交検波器11で同期検波が行われるようにその発振周波
数を制御する。
The phase detector I2 performs phase detection using the output from the 8-multiplier I3 and the output from the z/m frequency divider 9. The phase detection output of this phase detector 120 is fed back to the reference oscillator 12, and its oscillation frequency is controlled so that the quadrature detector 11 performs synchronous detection.

アンテナ1で受信される受信信号の周波数をf8、基準
発振器8の発振周波数をfR1第1局発2の出力の周波
数をnl fR1第2局発の出力の周波数をn 2 f
Rとすると、8逓倍器13から位相検波器12に入力さ
れる信号の周波数は5(fs  ]11fRn2fR)
となり、1/m分周器9から位相検波器12に入力され
る搬送波の周波数はfR//fmとなり、基準発振器8
の発振周波数は上記2つの周波数8(fS−n1fR−
n2fR)とfR//mとが等しくなるように制御され
る。す力わち1.7’R/m=8(J’8−nlfRn
2fR)の関係が成立する。
f8 is the frequency of the received signal received by antenna 1, fR1 is the oscillation frequency of reference oscillator 8, nl is the frequency of the output of the first local oscillator 2, nl is fR1 is the frequency of the output of the second local oscillator, n 2 f
R, the frequency of the signal input from the 8-multiplier 13 to the phase detector 12 is 5 (fs ] 11fRn2fR)
Therefore, the frequency of the carrier wave input from the 1/m frequency divider 9 to the phase detector 12 is fR//fm, and the frequency of the carrier wave input from the 1/m frequency divider 9 to the phase detector 12 is fR//fm.
The oscillation frequency of is the above two frequencies 8 (fS-n1fR-
n2fR) and fR//m are controlled to be equal. The force is 1.7'R/m=8(J'8-nlfRn
2fR) holds true.

これを変形するとf 3−(、fR/8) ・(nl 
+n2 + 17in )となり受信信号(f6)と基
準発振器80発振出力(fR)が同期される。
Transforming this, f 3-(, fR/8) ・(nl
+n2 + 17in), and the received signal (f6) and the reference oscillator 80 oscillation output (fR) are synchronized.

なお、位相検波器12の出力には雑音や位相変動成分が
若干存在するため、充分な時定数を有する時定数回路を
通してその出力を基準発振器8に加えられる。
Note that since the output of the phase detector 12 contains some noise and phase fluctuation components, the output is applied to the reference oscillator 8 through a time constant circuit having a sufficient time constant.

本周波数同期方式は上述の8相位相変調方式の他2相、
4相等の位相変調方式や、π/4シフFQPSK方式等
にも適用することができる。
In addition to the above-mentioned 8-phase phase modulation method, this frequency synchronization method uses two-phase,
It can also be applied to a phase modulation method such as 4-phase, a π/4 shift FQPSK method, etc.

(発明の効果) 以上、詳細に説明したように本発明によれば、従来の基
準搬送波発生器及び周波数誤差検出回路に代えて、分周
器、逓倍器、位相検波器を用いて検波用基準搬送波を発
生しているので、IC化が容易なデジタル回路で構成す
ることが可能となり安価な周波数同期方式が得られる。
(Effects of the Invention) As described in detail above, according to the present invention, a detection standard is provided using a frequency divider, a multiplier, and a phase detector in place of the conventional reference carrier generator and frequency error detection circuit. Since a carrier wave is generated, it can be configured with a digital circuit that can be easily integrated into an IC, and an inexpensive frequency synchronization method can be obtained.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の実施例を示すブロック図、第2図は従
来の周波数同期方式を示すブロック図である。 1・・・アンテナ、2・・・第1局発、3・・・第1混
合器、4・・・第1中間周波数ろ波器、5・・・第2局
発、6・・・第2混合器、7・・・第2中間周波数ろ波
器、8・・・基準発振器、9・・・1//m分周器、I
O・・・IA分周器、11・・・直交検波器、12・・
・位相検波器、13・・・8逓倍器、14・・・出力端
子。
FIG. 1 is a block diagram showing an embodiment of the present invention, and FIG. 2 is a block diagram showing a conventional frequency synchronization method. DESCRIPTION OF SYMBOLS 1... Antenna, 2... 1st station oscillation, 3... 1st mixer, 4... 1st intermediate frequency filter, 5... 2nd station oscillation, 6... 1st station oscillation 2 mixer, 7... second intermediate frequency filter, 8... reference oscillator, 9... 1//m frequency divider, I
O...IA frequency divider, 11...Quadrature detector, 12...
・Phase detector, 13...8 multiplier, 14...output terminal.

Claims (1)

【特許請求の範囲】 中間周波数に変換した受信信号を基準搬送波を用いて直
交検波するN相位相変調用のヘテロダイン受信機の周波
数同期方式において、 搬送波を出力する基準発振器と、 前記基準発振器の出力を1/M(M:整数)分周する第
1の分周器と、 前記第1の分周器の出力を1/N(N:整数)分周して
前記基準搬送波として出力する第2の分周器と、 前記中間周波数の受信信号をN逓倍する逓倍器と、 前記逓倍器と第1の分周器の出力の位相を比較する位相
検波器とを有し、前記位相検波器の出力を基準発振器に
入力して前記基準搬送波の周波数が中間周波数と一致す
るようにその発振周波数を制御することを特徴とする周
波数同期方式。
[Claims] In a frequency synchronization method of a heterodyne receiver for N-phase phase modulation in which a received signal converted to an intermediate frequency is orthogonally detected using a reference carrier wave, there is provided a reference oscillator that outputs a carrier wave, and an output of the reference oscillator. a first frequency divider that divides the output of the first frequency divider by 1/M (M: an integer), and a second frequency divider that divides the output of the first frequency divider by 1/N (N: an integer) and outputs the result as the reference carrier wave. a frequency divider, a multiplier that multiplies the received signal of the intermediate frequency by N, and a phase detector that compares the phases of the outputs of the multiplier and the first frequency divider, A frequency synchronization method characterized by inputting an output to a reference oscillator and controlling its oscillation frequency so that the frequency of the reference carrier wave matches an intermediate frequency.
JP2134073A 1990-05-25 1990-05-25 Frequency synchronizing system Pending JPH0435140A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2134073A JPH0435140A (en) 1990-05-25 1990-05-25 Frequency synchronizing system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2134073A JPH0435140A (en) 1990-05-25 1990-05-25 Frequency synchronizing system

Publications (1)

Publication Number Publication Date
JPH0435140A true JPH0435140A (en) 1992-02-05

Family

ID=15119755

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2134073A Pending JPH0435140A (en) 1990-05-25 1990-05-25 Frequency synchronizing system

Country Status (1)

Country Link
JP (1) JPH0435140A (en)

Similar Documents

Publication Publication Date Title
JPH07245633A (en) Digital data receiver
JPS623621B2 (en)
JPH0151100B2 (en)
US4628270A (en) Frequency-agile synchronous demodulator
JPH0720017B2 (en) FM demodulator
JPH0715371A (en) Superheterodyne system transmission/reception method and transmitter/receiver
JPS5997233A (en) Direct mixing synchronous receiver
JPH0435140A (en) Frequency synchronizing system
JP2875811B2 (en) Signal multiplexing circuit
JP2002076889A (en) Frequency synthesizer
JPS6225543A (en) Frequency stabilizing system for local oscillator
JPS5845860B2 (en) modulation circuit
JPS61135227A (en) Phase locked loop oscillator
JPS6238352Y2 (en)
JPS6089155A (en) Phase locked loop system
JP2829548B2 (en) Local signal generation circuit
JP2752850B2 (en) Receiving machine
JP3462277B2 (en) Carrier recovery circuit
JPH11122135A (en) Receiver
JPH0654013A (en) Frequency conversion circuit for receiver
JPS63260247A (en) Modulator
JPH01208943A (en) Receiver
JPH0637825A (en) Fsk receiver
JPH077921B2 (en) FM transmitter circuit
JPH04336715A (en) Frequency distributing circuit for modulator