JPH04326817A - Phase locked oscillator - Google Patents
Phase locked oscillatorInfo
- Publication number
- JPH04326817A JPH04326817A JP3123089A JP12308991A JPH04326817A JP H04326817 A JPH04326817 A JP H04326817A JP 3123089 A JP3123089 A JP 3123089A JP 12308991 A JP12308991 A JP 12308991A JP H04326817 A JPH04326817 A JP H04326817A
- Authority
- JP
- Japan
- Prior art keywords
- phase
- oscillator
- variable oscillator
- input signal
- phase difference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001360 synchronised effect Effects 0.000 claims abstract description 11
- 238000012544 monitoring process Methods 0.000 claims description 10
- 239000013078 crystal Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 230000007613 environmental effect Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000006641 stabilisation Effects 0.000 description 1
- 238000011105 stabilization Methods 0.000 description 1
- 230000000087 stabilizing effect Effects 0.000 description 1
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は位相同期発振器に関し、
特に超高安定可変発振器を用いた高精度位相同期発振器
の起動に関する。[Industrial Application Field] The present invention relates to a phase-locked oscillator.
In particular, it concerns the startup of high-precision phase-locked oscillators using ultra-high stability variable oscillators.
【0002】0002
【従来の技術】従来の位相同期発振器は、図2に示すよ
うに、出力端子200の信号を分周し、入力端子100
に加えられた入力信号と等しい周波数に変換する分周器
3と、この分周器3の出力信号と入力端子100より加
えられた入力信号の位相を比較し、両信号の位相差に応
じた位相差信号を発生する位相比較器1と、この位相差
信号に応じた周波数の出力信号を発生する可変発振器2
より構成される。2. Description of the Related Art As shown in FIG. 2, a conventional phase-locked oscillator divides the frequency of a signal at an output terminal 200,
A frequency divider 3 converts the frequency to the same frequency as the input signal applied to the frequency divider 3, and compares the phase of the output signal of this frequency divider 3 with the input signal applied from the input terminal 100, and calculates the frequency according to the phase difference between the two signals. A phase comparator 1 that generates a phase difference signal, and a variable oscillator 2 that generates an output signal with a frequency corresponding to this phase difference signal.
It consists of
【0003】通常、可変発振器2の中心周波数は、この
位相同期発振器が入力信号に同期しているときに出力す
る周波数と等しくなるよう調整されている。従って、こ
のように調整された可変発振器を用いた位相同期発振器
では、位相比較器1に与えられる2つの信号の位相差は
、その位相比較範囲の1/2の位相差となっている。Normally, the center frequency of the variable oscillator 2 is adjusted to be equal to the frequency that this phase-locked oscillator outputs when it is synchronized with an input signal. Therefore, in the phase synchronized oscillator using the variable oscillator adjusted in this way, the phase difference between the two signals given to the phase comparator 1 is half the phase comparison range.
【0004】超高安定可変発振器は、可変発振器の安定
度を向上させるため種々の安定化手段が用いられている
。例えば水晶可変発振器では環境温度変化の影響を極小
とするため、発振器全体を恒温槽に収容し、恒温槽内部
を一定高温に保つことにより、環境温度変化を受けにく
くし、また温度変化に対する特性変化を最小限とする安
定化手段が用いられている。[0004]Various stabilizing means are used in the ultra-high stability variable oscillator to improve the stability of the variable oscillator. For example, in order to minimize the effects of environmental temperature changes on a variable crystal oscillator, the entire oscillator is housed in a constant temperature oven, and by keeping the inside of the oven at a constant high temperature, it is less susceptible to environmental temperature changes, and the characteristics change due to temperature changes. Stabilization measures are used to minimize the
【0005】このような可変発振器では、恒温槽内の温
度が所定の高温度に保たれている場合に設計性能を発揮
するものであり、電源投入直後のような、恒温槽内の温
度が所定の温度に達していない場合は、諸特性は、設計
値と大幅に異なるのが一般的である。このため、このよ
うな可変発振器を用いて、位相同期発振器を構成すると
、電源投入直後では可変発振器の中心周波数が大幅にず
れているため、入力信号に同期することができない。
しかし、しばらくすると、恒温槽内の温度が所定値とな
り、可変発振器の諸特性は初期の値となり、入力信号に
同期可能となる。従って、このような位相同期発振器の
位相比較器に与えられる2つの信号の位相差は、電源投
入直後は、入力信号に同期していないので、連続的に変
化している。しばらくして、可変発振器の恒温槽内の温
度が所定値に達すると、その時点より引き込みを開始し
、最終的に位相比較範囲のほぼ1/2の位相差となって
安定することになる。[0005] Such a variable oscillator exhibits its designed performance when the temperature inside the thermostatic oven is maintained at a predetermined high temperature. If the temperature has not been reached, the characteristics generally differ significantly from the designed values. Therefore, if such a variable oscillator is used to configure a phase-locked oscillator, the center frequency of the variable oscillator will be significantly shifted immediately after power is turned on, and it will not be possible to synchronize with the input signal. However, after a while, the temperature in the thermostatic oven reaches a predetermined value, and the various characteristics of the variable oscillator return to their initial values, allowing synchronization with the input signal. Therefore, the phase difference between the two signals applied to the phase comparator of such a phase synchronized oscillator is not synchronized with the input signal immediately after the power is turned on, and therefore continuously changes. After a while, when the temperature in the constant temperature oven of the variable oscillator reaches a predetermined value, the pull-in starts from that point, and the phase difference is finally stabilized to approximately 1/2 of the phase comparison range.
【0006】超高安定可変発振器を用いた位相同期発振
器の主な用途である網同期装置では、位相同期発振器の
出力位相が極力変動しないことが望ましい。このため、
通常電源投入直後からその出力を使用することはなく、
恒温槽内の温度が所定値となり、さらに引き込み動作が
完了し、正規に入力信号に同期した状態となった後から
、実用に供されるのが一般的である。In a network synchronization device, which is the main application of a phase-locked oscillator using an ultra-highly stable variable oscillator, it is desirable that the output phase of the phase-locked oscillator fluctuates as little as possible. For this reason,
Normally, the output is not used immediately after the power is turned on.
Generally, the device is put into practical use after the temperature in the thermostatic chamber reaches a predetermined value, the pull-in operation is completed, and the device is properly synchronized with the input signal.
【0007】[0007]
【発明が解決しようとする課題】従って、従来の位相同
期発振器が電源投入後、実際に使用可能となるまでには
、
(恒温槽内の温度が所定値になるまでの時間)+(引き
込み時間)
が必要となる。上式において、第2項の引き込みに要す
る時間は、引き込みを開始する時点で位相比較器に加え
られた2つの信号の位相差により決まるが、この位相差
は恒温槽の温度が所定値になった時点における両信号の
位相差であり、それ以前は非同期状態であるため位相比
較範囲内の任意値である。従って、引き込み開始時点の
位相差が、位相比較範囲の最端部にある場合も生じる。
一般に高精度位相同期発振器では、その引き込み速度が
極めて遅く、上記のように引き込み開始時点の位相差が
位相比較範囲の端部になっていた場合などでは、30分
程度を要してしまう。[Problem to be solved by the invention] Therefore, after the power is turned on, until a conventional phase-locked oscillator can actually be used, it takes (time for the temperature in the thermostatic chamber to reach a predetermined value) + (draw-in time). ) Is required. In the above equation, the time required for the second term to be pulled in is determined by the phase difference between the two signals applied to the phase comparator at the time the pull-in starts, but this phase difference is determined when the temperature of the thermostatic oven reaches a predetermined value. This is the phase difference between the two signals at the time when the two signals are in an asynchronous state before that, so it is an arbitrary value within the phase comparison range. Therefore, the phase difference at the start of the pull-in may be at the extreme end of the phase comparison range. In general, a high-precision phase-locked oscillator has an extremely slow pull-in speed, and it takes about 30 minutes if the phase difference at the start of the pull-in is at the end of the phase comparison range, as described above.
【0008】このように従来の位相同期発振器では、電
源投入後、可変発振器が正常状態となった後も、引き込
みに多大な時間を要し、実際に使用できる状態となるま
でに長大な時間を要してしまう欠点を有していた。As described above, in conventional phase-locked oscillators, even after the power is turned on and the variable oscillator is in a normal state, it takes a long time to pull in the oscillator, and it takes a long time to reach a state where it can actually be used. It had the disadvantage of requiring a lot of effort.
【0009】本発明の目的は、このような欠点を除去し
た位相同期発振器を提供することにある。An object of the present invention is to provide a phase-locked oscillator that eliminates such drawbacks.
【0010】0010
【課題を解決するための手段】本発明は、出力信号を入
力信号と等しい周波数まで分周する分周器と、この分周
器の出力信号と入力信号の位相を比較し、位相差に応じ
た位相差信号を発生する位相比較器と、この位相差信号
に応じた周波数を発生する可変発振器とより構成される
位相同期発振器において、可変発振器の動作状態を監視
する状態監視手段と、前記分周器の出力位相を入力信号
と一定の位相差とせしめる位相初期化手段とを有し、前
記可変発振器が正常状態となるまでの間は前記位相比較
器に加えられる2つの信号の位相差を所定値に保つよう
にしたことを特徴とする。[Means for Solving the Problems] The present invention provides a frequency divider that divides an output signal to a frequency equal to that of an input signal, and a frequency divider that compares the phases of the output signal of this frequency divider and the input signal, and responds according to the phase difference. A phase synchronized oscillator comprising a phase comparator that generates a phase difference signal, and a variable oscillator that generates a frequency according to the phase difference signal, comprising: a state monitoring means for monitoring the operating state of the variable oscillator; It has a phase initialization means for setting the output phase of the frequency generator to a constant phase difference from the input signal, and until the variable oscillator returns to a normal state, the phase difference between the two signals applied to the phase comparator is adjusted. It is characterized in that it is maintained at a predetermined value.
【0011】[0011]
【実施例】次に、本発明の実施例について、図面を参照
して詳細に説明する。Embodiments Next, embodiments of the present invention will be described in detail with reference to the drawings.
【0012】図1は本発明の一実施例を示すブロック図
である。図において、番号100,200,1,2の各
要素は図2に示す従来の位相同期発振器における各要素
と同一である。40は可変発振器3の動作状態を監視す
る状態監視手段であり、例えば、可変発振器3が恒温槽
を有する水晶発振器であれば、この恒温槽の温度を監視
する温度検出器などが相当する。30は状態監視手段4
0の出力に応じて、その出力信号位相が制御される位相
初期化機能付分周器であり、状態監視手段40が可変発
振器が正常状態となっていないことを検出している場合
は、位相初期化機能付分周器30の出力位相を入力信号
に対して丁度180°、即ち入力信号と分周器の出力信
号の位相差が位相比較範囲の1/2の位相差となるよう
制御される。また、可変発振器内の恒温槽の温度が所定
値となり、可変発振器が正常となった場合は、前記の位
相制御操作を行わない。従って、この場合分周器30は
、出力信号を分周し入力信号と等しい周波数に変換する
分周器として動作しており、図2に示す分周器3と等し
い機能となる。FIG. 1 is a block diagram showing one embodiment of the present invention. In the figure, each element numbered 100, 200, 1, and 2 is the same as each element in the conventional phase-locked oscillator shown in FIG. Reference numeral 40 denotes a state monitoring means for monitoring the operating state of the variable oscillator 3. For example, if the variable oscillator 3 is a crystal oscillator having a thermostatic oven, it corresponds to a temperature detector for monitoring the temperature of the thermostatic oven. 30 is condition monitoring means 4
This is a frequency divider with a phase initialization function whose output signal phase is controlled according to the output of The output phase of the frequency divider 30 with initialization function is controlled to be exactly 180 degrees with respect to the input signal, that is, the phase difference between the input signal and the output signal of the frequency divider is 1/2 of the phase comparison range. Ru. Further, when the temperature of the constant temperature bath in the variable oscillator reaches a predetermined value and the variable oscillator becomes normal, the above-mentioned phase control operation is not performed. Therefore, in this case, the frequency divider 30 operates as a frequency divider that divides the output signal and converts it to the same frequency as the input signal, and has the same function as the frequency divider 3 shown in FIG. 2.
【0013】以上のように、本実施例では、可変発振器
2が異常な場合に、入力信号と常に一定の位相関係にあ
れば良いから、この可変位相発振器は初期化機能付分周
器で実現される。As described above, in this embodiment, when the variable oscillator 2 is abnormal, it is sufficient that it always has a constant phase relationship with the input signal, so this variable phase oscillator is realized by a frequency divider with an initialization function. be done.
【0014】このような構成の位相同期発振器において
、電源を投入直後では、可変発振器3は当初、恒温槽内
温度が所定値に達していないため、前述のように入力信
号に同期することができない。しかし、この場合、状態
監視手段40は、可変発振器3が正常状態にないこと、
即ち内部恒温槽内の温度が所定値に達していないことを
検出しているから、分周器30の出力位相は常に入力信
号と丁度180°異なる位相に保たれている。従って、
この時点で位相比較器1に入力される2つの信号の位相
差は常に180°異なっており、引き込みが完了し、正
規に同期した状態と等しい位相関係に保たれている。In the phase synchronized oscillator having such a configuration, immediately after the power is turned on, the variable oscillator 3 cannot synchronize with the input signal as described above because the temperature inside the thermostatic chamber has not reached the predetermined value. . However, in this case, the state monitoring means 40 detects that the variable oscillator 3 is not in a normal state;
That is, since it is detected that the temperature in the internal thermostat has not reached the predetermined value, the output phase of the frequency divider 30 is always maintained at a phase exactly 180 degrees different from the input signal. Therefore,
At this point, the phase difference between the two signals input to the phase comparator 1 is always 180° different, and the pull-in is completed, and the phase relationship is maintained equal to that of a normally synchronized state.
【0015】電源投入後、しばらくすると、恒温槽内の
温度は所定の値となり、位相同期発振器が入力信号に同
期可能な状態となり引き込み動作を開始することになる
が、本発明の位相同期発振器では、前述したように引き
込み開始時点で位相比較器1に加えられる2つの信号の
位相差は、引き込みが完了した時点での位相差と等しく
なっているので、直ちに引き込み動作が完了する。[0015] After a while after the power is turned on, the temperature inside the thermostatic oven reaches a predetermined value, and the phase-locked oscillator becomes able to synchronize with the input signal and starts the pull-in operation. As described above, the phase difference between the two signals applied to the phase comparator 1 at the start of the pull-in is equal to the phase difference at the time the pull-in is completed, so the pull-in operation is immediately completed.
【0016】なお、以上の実施例では可変発振器として
恒温槽付水晶発振器を例として説明したが、可変発振器
の種類に応じて種々の適切な状態監視手段を用いること
ができ、本実施例と同等の動作を実現できることは言う
までもない。[0016] In the above embodiment, a crystal oscillator with a constant temperature oven was used as an example of the variable oscillator, but various appropriate condition monitoring means can be used depending on the type of variable oscillator, and the same as in this embodiment can be used. It goes without saying that this operation can be realized.
【0017】[0017]
【発明の効果】以上説明したように、本発明の位相同期
発振器では、位相同期発振器を構成する可変発振器の正
常性を監視する手段を有し、可変発振器が異常状態とな
っている間に位相比較器に加えられる2つの信号の位相
差が、正規に引き込みが完了した場合に生ずる位相差と
等しくなるように制御している。このため、可変発振器
が正常状態となり次第、直ちに引き込みが完了してしま
い、可変発振器が正常になった後に引き込み動作に要す
る時間を大幅に短縮できるばかりでなく、可変発振器が
正常状態となった後の出力位相変動が少ないという効果
がある。As explained above, the phase-locked oscillator of the present invention has a means for monitoring the normality of the variable oscillator constituting the phase-locked oscillator. The phase difference between the two signals applied to the comparator is controlled to be equal to the phase difference that would occur if the pull-in was completed normally. Therefore, as soon as the variable oscillator becomes normal, the pull-in is completed, which not only greatly reduces the time required for the pull-in operation after the variable oscillator becomes normal, but also after the variable oscillator becomes normal. This has the effect of reducing output phase fluctuations.
【図1】本発明の位相同期発振器の一実施例のブロック
図である。FIG. 1 is a block diagram of an embodiment of a phase-locked oscillator of the present invention.
【図2】従来の位相同期発振器のブロック図である。FIG. 2 is a block diagram of a conventional phase-locked oscillator.
1 位相比較器 2 可変発振器 3 分周器 30 位相初期化機能付分周器 40 可変発振器の状態監視器 100 入力端子 200 出力端子 1 Phase comparator 2 Variable oscillator 3 Frequency divider 30 Frequency divider with phase initialization function 40 Variable oscillator status monitor 100 Input terminal 200 Output terminal
Claims (2)
周する分周器と、この分周器の出力信号と入力信号の位
相を比較し、位相差に応じた位相差信号を発生する位相
比較器と、この位相差信号に応じた周波数を発生する可
変発振器とより構成される位相同期発振器において、可
変発振器の動作状態を監視する状態監視手段と、前記分
周器の出力位相を入力信号と一定の位相差とせしめる位
相初期化手段とを有し、前記可変発振器が正常状態とな
るまでの間は前記位相比較器に加えられる2つの信号の
位相差を所定値に保つようにしたことを特徴とする位相
同期発振器。1. A frequency divider that divides an output signal to a frequency equal to that of an input signal, and a phase divider that compares the phase of the output signal of this frequency divider and the input signal and generates a phase difference signal according to the phase difference. In a phase synchronized oscillator comprising a comparator and a variable oscillator that generates a frequency according to the phase difference signal, a state monitoring means monitors the operating state of the variable oscillator, and the output phase of the frequency divider is input as an input signal. and a phase initialization means for making a constant phase difference, and the phase difference between the two signals applied to the phase comparator is maintained at a predetermined value until the variable oscillator returns to a normal state. A phase-locked oscillator featuring:
とする位相同期発振器。2. A phase synchronized oscillator, wherein the predetermined value is 180°.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3123089A JP2697361B2 (en) | 1991-04-26 | 1991-04-26 | Phase locked oscillator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3123089A JP2697361B2 (en) | 1991-04-26 | 1991-04-26 | Phase locked oscillator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04326817A true JPH04326817A (en) | 1992-11-16 |
JP2697361B2 JP2697361B2 (en) | 1998-01-14 |
Family
ID=14851939
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3123089A Expired - Lifetime JP2697361B2 (en) | 1991-04-26 | 1991-04-26 | Phase locked oscillator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2697361B2 (en) |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61196619A (en) * | 1985-02-27 | 1986-08-30 | Hitachi Ltd | Phase pull-in circuit |
JPH01284914A (en) * | 1988-05-12 | 1989-11-16 | Fujitsu Ltd | Power-on resetting system |
JPH04165819A (en) * | 1990-10-30 | 1992-06-11 | Nec Corp | Phase synchronizing oscillator |
-
1991
- 1991-04-26 JP JP3123089A patent/JP2697361B2/en not_active Expired - Lifetime
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61196619A (en) * | 1985-02-27 | 1986-08-30 | Hitachi Ltd | Phase pull-in circuit |
JPH01284914A (en) * | 1988-05-12 | 1989-11-16 | Fujitsu Ltd | Power-on resetting system |
JPH04165819A (en) * | 1990-10-30 | 1992-06-11 | Nec Corp | Phase synchronizing oscillator |
Also Published As
Publication number | Publication date |
---|---|
JP2697361B2 (en) | 1998-01-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR870011522A (en) | Clock control circuit | |
US5828266A (en) | Apparatus and methods for setting up a tuning frequency of a PLL demodulator that compensates for dispersion and aging effects of an associated ceramic resonator frequency reference | |
CN102082658B (en) | Method and device for enhancing frequency stability of target clock | |
US9240794B2 (en) | Apparatus and methods for phase-locked loop startup operation | |
JPH04326817A (en) | Phase locked oscillator | |
JPS58131820A (en) | Phase locked loop circuit | |
JP2979043B2 (en) | Multi-loop gain weakly coupled oscillator | |
JPH09261042A (en) | Lock system for phase locked loop | |
JP2001230670A (en) | Pll oscillation circuit | |
JPS5846586Y2 (en) | Circuit with phase locked loop | |
JP2607505B2 (en) | Digital phase synchronization controller | |
JP2592675B2 (en) | Phase locked loop circuit adjustment method | |
KR100195086B1 (en) | Synthesizer circuit of phase locked loop frequency | |
KR930005441Y1 (en) | Pll circuit | |
JPH03254216A (en) | Simultaneous time shortening method for vco circuit | |
JP2705544B2 (en) | Phase locked loop | |
JPH03101311A (en) | Phase locked loop oscillation circuit | |
JP2004172686A (en) | Reference signal generator | |
JPS63135019A (en) | Phase locked loop circuit | |
JPH04165819A (en) | Phase synchronizing oscillator | |
JPS6397016A (en) | Phase locked oscillation circuit | |
JPH06152403A (en) | Pll circuit | |
JPH07283730A (en) | Phase locked oscillator | |
JPH0669912A (en) | Phase locked loop oscillator | |
JPS6113818A (en) | Phase locked oscillator |