JPH0430119B2 - - Google Patents
Info
- Publication number
- JPH0430119B2 JPH0430119B2 JP58115887A JP11588783A JPH0430119B2 JP H0430119 B2 JPH0430119 B2 JP H0430119B2 JP 58115887 A JP58115887 A JP 58115887A JP 11588783 A JP11588783 A JP 11588783A JP H0430119 B2 JPH0430119 B2 JP H0430119B2
- Authority
- JP
- Japan
- Prior art keywords
- refresh
- circuit
- data
- address
- word
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000015654 memory Effects 0.000 claims description 19
- 239000004065 semiconductor Substances 0.000 claims description 12
- 230000006870 function Effects 0.000 description 11
- 238000010586 diagram Methods 0.000 description 6
- 230000000694 effects Effects 0.000 description 1
- 230000033001 locomotion Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Semiconductor Memories (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58115887A JPS6010493A (ja) | 1983-06-29 | 1983-06-29 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP58115887A JPS6010493A (ja) | 1983-06-29 | 1983-06-29 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6010493A JPS6010493A (ja) | 1985-01-19 |
JPH0430119B2 true JPH0430119B2 (fr) | 1992-05-20 |
Family
ID=14673642
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP58115887A Granted JPS6010493A (ja) | 1983-06-29 | 1983-06-29 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6010493A (fr) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2797312B2 (ja) * | 1988-03-31 | 1998-09-17 | ソニー株式会社 | 入出力回路 |
JP4576237B2 (ja) * | 2003-04-23 | 2010-11-04 | 富士通セミコンダクター株式会社 | 半導体記憶装置 |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5727477A (en) * | 1980-07-23 | 1982-02-13 | Nec Corp | Memory circuit |
JPS57210495A (en) * | 1981-06-10 | 1982-12-24 | Nec Corp | Block access memory |
-
1983
- 1983-06-29 JP JP58115887A patent/JPS6010493A/ja active Granted
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5727477A (en) * | 1980-07-23 | 1982-02-13 | Nec Corp | Memory circuit |
JPS57210495A (en) * | 1981-06-10 | 1982-12-24 | Nec Corp | Block access memory |
Also Published As
Publication number | Publication date |
---|---|
JPS6010493A (ja) | 1985-01-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6041389A (en) | Memory architecture using content addressable memory, and systems and methods using the same | |
US5276642A (en) | Method for performing a split read/write operation in a dynamic random access memory | |
JP2724932B2 (ja) | デュアルポートメモリ | |
US5226009A (en) | Semiconductor memory device supporting cache and method of driving the same | |
US5155705A (en) | Semiconductor memory device having flash write function | |
US5305280A (en) | Semiconductor memory device having on the same chip a plurality of memory circuits among which data transfer is performed to each other and an operating method thereof | |
US6418063B1 (en) | Memory architecture and systems and methods using the same | |
US5293347A (en) | Semiconductor memory device having read/write operation improved in pipe line processing | |
US5343437A (en) | Memory having nonvolatile and volatile memory banks | |
JPH05225774A (ja) | マルチポート半導体記憶装置 | |
US6751159B2 (en) | Memory device operable in either a high-power, full-page size mode or a low-power, reduced-page size mode | |
EP0698887B1 (fr) | Circuits et méthode de refraichissement d'une mémoire à deux bancs | |
US5307314A (en) | Split read/write dynamic random access memory | |
JPH11126491A (ja) | 半導体記憶装置 | |
JPH0528765A (ja) | メモリ制御回路 | |
JPH0632217B2 (ja) | 半導体記憶装置 | |
US4669064A (en) | Semiconductor memory device with improved data write function | |
US5493536A (en) | Dual-port random access memory having memory cell controlled by write data lines and read enable line | |
JP3754593B2 (ja) | データビットを記憶するメモリーセルを有する集積回路および集積回路において書き込みデータビットをメモリーセルに書き込む方法 | |
US20070055818A1 (en) | Method and system for using dynamic random access memory as cache memory | |
JPH05274862A (ja) | 半導体メモリ装置 | |
US6175535B1 (en) | Cycle control circuit for extending a cycle period of a dynamic memory device subarray | |
EP0454162A2 (fr) | Dispositif de mémoire à semi-conducteurs | |
JP3240897B2 (ja) | 半導体記憶装置 | |
JPH0430119B2 (fr) |