JPH04255048A - Data communication speed switching system - Google Patents
Data communication speed switching systemInfo
- Publication number
- JPH04255048A JPH04255048A JP3015081A JP1508191A JPH04255048A JP H04255048 A JPH04255048 A JP H04255048A JP 3015081 A JP3015081 A JP 3015081A JP 1508191 A JP1508191 A JP 1508191A JP H04255048 A JPH04255048 A JP H04255048A
- Authority
- JP
- Japan
- Prior art keywords
- data communication
- communication speed
- circuit
- speed switching
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004891 communication Methods 0.000 title claims abstract description 67
- 238000012423 maintenance Methods 0.000 claims abstract description 7
- 238000010586 diagram Methods 0.000 description 2
- 238000010276 construction Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Abstract
Description
【0001】0001
【産業上の利用分野】本発明は主従関係にあるコンピュ
ータ間のデータ通信速度切替方式に関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a data communication speed switching system between computers in a master-slave relationship.
【0002】0002
【従来の技術】従来、主従関係にあるコンピュータ間で
はシステム構築時に決定された固有のデータ通信速度に
よりデータ通信を行っている。2. Description of the Related Art Conventionally, data communication is performed between computers in a master-slave relationship at a unique data communication speed determined at the time of system construction.
【0003】0003
【発明が解決しようとする課題】上述した従来の主従関
係にあるコンピュータ間のデータ通信では、データ通信
速度が固有の値となっているため、保守者の都合等によ
りデータ通信速度の切替えを行う場合には主コンピュー
タと従コンピュータを別々に停止させて、システム定数
として定義されているデータ通信速度を変更する作業を
伴うのでシステム運用上問題点があった。[Problem to be Solved by the Invention] In the conventional data communication between computers in a master-slave relationship as described above, the data communication speed is a unique value, so the data communication speed is changed depending on the convenience of the maintainer. In this case, it would be necessary to stop the main computer and the slave computer separately and change the data communication speed defined as a system constant, which caused problems in system operation.
【0004】0004
【課題を解決するための手段】本発明のデータ通信速度
切替方式は、主コンピュータから従コンピュータへデー
タ通信速度切替指示を与えて前記主コンピュータと前記
従コンピュータとのデータ通信速度を同時に切り替える
手段を備えている。[Means for Solving the Problems] The data communication speed switching method of the present invention includes means for simultaneously switching the data communication speeds of the main computer and the slave computer by giving a data communication speed switching instruction from the main computer to the slave computer. We are prepared.
【0005】また、前記主コンピュータは保守者からの
データ通信速度切替要求を受け付ける切替要求受付回路
と、前記主コンピュータのデータ通信速度定数を切り替
える第1の切替回路と、前記従コンピュータへデータ通
信速度切替通知を行う切替通知回路とを備え、前記従コ
ンピュータは前記主コンピュータからの前記データ通信
速度切替通知に対する応答を行う応答回路と、前記従コ
ンピュータのデータ通信速度定数を切り替える第2の切
替回路とを備えている。[0005] The main computer also includes a switching request reception circuit that receives a data communication speed switching request from a maintenance person, a first switching circuit that switches a data communication speed constant of the main computer, and a data communication speed constant that changes the data communication speed to the slave computer. a switching notification circuit that notifies the switching, and the slave computer includes a response circuit that responds to the data communication speed switching notification from the main computer, and a second switching circuit that switches the data communication rate constant of the slave computer. It is equipped with
【0006】[0006]
【実施例】次に本発明について図面を参照して説明する
。DESCRIPTION OF THE PREFERRED EMBODIMENTS Next, the present invention will be explained with reference to the drawings.
【0007】図1は本発明のデータ通信速度切替方式の
一実施例のブロック図である。図1は主コンピュータ1
と従コンピュータ2間でデータ通信を行うシステムを示
している。FIG. 1 is a block diagram of an embodiment of the data communication speed switching system of the present invention. Figure 1 shows the main computer 1
This shows a system in which data communication is carried out between a slave computer 2 and a slave computer 2.
【0008】主コンピュータ1において、データ通信速
度切替要求受付回路11は保守者により保守端末10か
ら入力されたデータ通信速度切替要求をデータ通信速度
切替通知回路12へ与える。データ通信速度切替通知回
路12は従コンピュータ2の応答回路20へデータ通信
速度切替通知を行う。応答回路20は主コンピュータ1
のデータ通信速度切換通知回路12へデータ通信速度切
替準備完了応答を返送した後にデータ通信速度切替回路
21によって従コンピュータのデータ通信速度を切り替
える。主コンピュータ1では、データ通信速度切替通知
回路12が従コンピュータ2からのデータ通信速度切替
準備完了応答によりデータ通信速度切替回路13へデー
タ通信速度切替通知を行う。データ通信速度切替回路1
3は主コンピュータ1のデータ通信速度を切り替える。In the main computer 1, a data communication speed switching request receiving circuit 11 sends a data communication speed switching request input from a maintenance terminal 10 by a maintenance person to a data communication speed switching notification circuit 12. The data communication speed switching notification circuit 12 notifies the response circuit 20 of the slave computer 2 of the data communication speed switching. The response circuit 20 is the main computer 1
After returning a data communication speed switching preparation completion response to the data communication speed switching notification circuit 12 of the computer, the data communication speed switching circuit 21 switches the data communication speed of the slave computer. In the main computer 1, the data communication speed switching notification circuit 12 notifies the data communication speed switching circuit 13 of the data communication speed switching in response to the data communication speed switching preparation completion response from the slave computer 2. Data communication speed switching circuit 1
3 switches the data communication speed of the main computer 1.
【0009】なお、主,従コンピュータ1,2間のデー
タ通信速度切替通知およびデータ通信速度切替準備完了
応答は通常のデータ通信に使用しているデータ通信ライ
ンを介して行われる。Note that the data communication speed switching notification and the data communication speed switching preparation completion response between the main and slave computers 1 and 2 are performed via the data communication line used for normal data communication.
【0010】0010
【発明の効果】以上説明したように本発明は、主コンピ
ュータからのデータ通信速度切替通知により、主コンピ
ュータと従コンピュータのデータ通信速度をオンライン
中に同時に切り替えるようにしたので、システムを停止
することなく自由に主コンピュータと従コンピュータの
データ通信速度の同時切替えができるという効果を有す
る。[Effects of the Invention] As explained above, in the present invention, the data communication speeds of the main computer and the slave computer are simultaneously switched while online by a data communication speed switching notification from the main computer, so that it is possible to stop the system. This has the effect that the data communication speeds of the main computer and the slave computer can be switched simultaneously without any restrictions.
【図1】本発明のデータ通信速度切替方式の一実施例の
ブロック図である。FIG. 1 is a block diagram of an embodiment of a data communication speed switching system of the present invention.
1 主コンピュータ
2 従コンピュータ
10 保守端末
11 データ通信速度切替要求受付回路12
データ通信速度切替通知回路13,21 デ
ータ通信速度切替回路20 応答回路1 Main computer 2 Slave computer 10 Maintenance terminal 11 Data communication speed switching request reception circuit 12
Data communication speed switching notification circuit 13, 21 Data communication speed switching circuit 20 Response circuit
Claims (2)
データ通信速度切替指示を与えて前記主コンピュータと
前記従コンピュータとのデータ通信速度を同時に切り替
える手段を備えることを特徴とするデータ通信速度切替
方式。1. A data communication speed switching system, comprising means for simultaneously switching data communication speeds between the main computer and the slave computer by giving a data communication speed switching instruction from the main computer to the slave computer.
ータ通信速度切替要求を受け付ける切替要求受付回路と
、前記主コンピュータのデータ通信速度定数を切り替え
る第1の切替回路と、前記従コンピュータへデータ通信
速度切替通知を行う切替通知回路とを備え、前記従コン
ピュータは前記主コンピュータからの前記データ通信速
度切替通知に対する応答を行う応答回路と、前記従コン
ピュータのデータ通信速度定数を切り替える第2の切替
回路とを備えることを特徴とする請求項1記載のデータ
通信速度切替方式。2. The main computer includes a switching request receiving circuit that receives a data communication speed switching request from a maintenance person, a first switching circuit that switches a data communication speed constant of the main computer, and a switching request receiving circuit that receives a data communication speed switching request from a maintenance person; a switching notification circuit that notifies the switching, and the slave computer includes a response circuit that responds to the data communication speed switching notification from the main computer, and a second switching circuit that switches the data communication rate constant of the slave computer. 2. The data communication speed switching system according to claim 1, further comprising the following.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3015081A JPH04255048A (en) | 1991-02-06 | 1991-02-06 | Data communication speed switching system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP3015081A JPH04255048A (en) | 1991-02-06 | 1991-02-06 | Data communication speed switching system |
Publications (1)
Publication Number | Publication Date |
---|---|
JPH04255048A true JPH04255048A (en) | 1992-09-10 |
Family
ID=11878900
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP3015081A Pending JPH04255048A (en) | 1991-02-06 | 1991-02-06 | Data communication speed switching system |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH04255048A (en) |
-
1991
- 1991-02-06 JP JP3015081A patent/JPH04255048A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS62257524A (en) | Display character output controller | |
JPH04255048A (en) | Data communication speed switching system | |
JPS6316780B2 (en) | ||
JPH0215355A (en) | Computer display system | |
JPH04167043A (en) | Portable electronic equipment | |
JPS6167126A (en) | Input/output monitor branch device | |
JPH02272667A (en) | Input/output signal processing system | |
JPH04107607A (en) | Sequence controller | |
JPS62297960A (en) | Data transfer system | |
JPH03257560A (en) | Input/output interface selection system | |
JPH0298765A (en) | Dma data transfer system | |
JPH03156552A (en) | Direct memory access control circuit system | |
JPH0353644A (en) | On-line scope | |
JPS63122991A (en) | Load control system | |
JPS6097461A (en) | Data bus control circuit | |
JPH04352264A (en) | Input/output controller | |
JPH0317767A (en) | Interruption control system for computer system | |
JPH05242026A (en) | Data processor | |
JPS59223876A (en) | Computer network | |
JPH03191455A (en) | Method and device for slave synchronization control | |
JPS63161757A (en) | Communication control equipment | |
JPH02108147A (en) | Interruption utilizing multiprogram run system of workstation type general computer | |
JPH01149637A (en) | System for monitoring polling control response | |
JPH04182855A (en) | Input/output control system of information processing system | |
JPH0410043A (en) | Bus transfer system and information processing system |