JPH04154195A - Manufacture of multiwire wiring board - Google Patents

Manufacture of multiwire wiring board

Info

Publication number
JPH04154195A
JPH04154195A JP27994490A JP27994490A JPH04154195A JP H04154195 A JPH04154195 A JP H04154195A JP 27994490 A JP27994490 A JP 27994490A JP 27994490 A JP27994490 A JP 27994490A JP H04154195 A JPH04154195 A JP H04154195A
Authority
JP
Japan
Prior art keywords
hole
wire
mask
film
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP27994490A
Other languages
Japanese (ja)
Inventor
Kuniji Suzuki
邦司 鈴木
Hiroshi Kawazoe
宏 河添
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Resonac Corp
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP27994490A priority Critical patent/JPH04154195A/en
Publication of JPH04154195A publication Critical patent/JPH04154195A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

PURPOSE:To enhance a roughened surface into more favorable shape and equalize adhesion strength by allowing a mask film to come into close contact with an electroless plating bonding agent and boring a hole and then etching back a coated layer of exposed insulation coated wire. CONSTITUTION:After the lamination of a wiring lay out resin layer on both sides of an insulation board 1, a wire 5 is laid out while a prepreg 6 is laminated and then the surface of the prepreg 6 is coated with an electroless copper plating bonding agent 10. Then, first and second hole cleaning mask films 11 and 12, which are contact-adhered in such a manner that they may be separated from each other, are contact-laminated on the top of the bonding agent 10. After a hole 8 is bored on the board 1, the coated layer of the wire 8 exposed in the hole 8 is etch back-processed by peeling off only the film 112 and carrying out hole cleaning. This construction makes it possible to obtain a favorable shape of roughened surface, equalize adhesion strength, enhance the quality of the bored hole, improve an in-hole permeability of a processing solution and carry out favorable etch back processing as well.

Description

【発明の詳細な説明】 〈産業上の利用分野〉 本発明は、マルチワイヤー配線板の製造方法に関する。[Detailed description of the invention] <Industrial application field> The present invention relates to a method for manufacturing a multi-wire wiring board.

〈従来の技術〉 従来、この種のマルチワイヤー配線板にあっては、孔内
に露出した絶縁体被覆ワイヤー(以下、ワイヤーという
)の被覆層をエッチバック処理するために、その孔内を
特開昭62−104197号公報に示されているように
、アルカリ性過マンガン酸溶液の処理液で長時間ホール
クリーニングする。
<Prior art> Conventionally, in this type of multi-wire wiring board, in order to etch back the coating layer of the insulator-coated wire (hereinafter referred to as wire) exposed in the hole, the inside of the hole is specially etched. As disclosed in Japanese Patent Publication No. 62-104197, hole cleaning is performed for a long time with a treatment solution of alkaline permanganic acid solution.

ところで、上記のようなマルチワイヤー配線板は、第2
図(a)〜(e)の工程を径で製造され、上記の如きエ
ッチバック処理は、第2図(d)に示す工程において行
なわれるものであるが、この際処理液中に浸漬される基
板の表面層は、めっきマスクフィルム7で被覆されてい
るため、処理液による侵食を考慮する必要はなかった。
By the way, the multi-wire wiring board as described above is
The diameter is manufactured through the steps shown in Figures (a) to (e), and the etch-back treatment described above is carried out in the step shown in Figure 2 (d). Since the surface layer of the substrate was covered with the plating mask film 7, there was no need to consider corrosion by the processing liquid.

なお、同図において1は絶縁基板であり、この絶縁基板
1の表面には、電源層2及びグランド層3が形成されて
おり、それらの各層2.3は樹脂層4によりラミネート
され、その樹脂層4の表面にはワイヤー5及び、このワ
イヤ5をラミネートするプリプレグ6が順に積層されて
いる。
In the figure, 1 is an insulating substrate, and a power layer 2 and a ground layer 3 are formed on the surface of this insulating substrate 1. Each of these layers 2.3 is laminated with a resin layer 4, and the resin layer 2.3 is laminated with a resin layer 4. On the surface of the layer 4, a wire 5 and a prepreg 6 for laminating the wire 5 are laminated in this order.

また、8は孔であり、この孔8内壁にはめっき銅層9が
形成されている。
Further, 8 is a hole, and a plated copper layer 9 is formed on the inner wall of the hole 8 .

〈発明が解決しようとする課題〉 しかしながら、上記のようなマルチワイヤー配線板にお
いて、永久レジストで表面パターンを形成した後、表面
パッド、ライン及び孔導体を無電解めっきのみで形成す
る、いわゆる表面が平滑で微細回路形成に有利なフルア
デイティブ工法をもって、表面回路骨のマルチワイヤー
配線板を製造する場合には、基板の表面に無電解めっき
用接着剤が塗布されているため、従来のエッチバック処
理における処理液で、上記のように塗布された接着剤が
侵食される。
<Problems to be Solved by the Invention> However, in the multi-wire wiring board as described above, after forming a surface pattern with a permanent resist, surface pads, lines, and hole conductors are formed only by electroless plating. When manufacturing multi-wire wiring boards with surface circuit boards using the fully additive method, which is advantageous for smooth and fine circuit formation, the conventional etch-back method is required because the adhesive for electroless plating is applied to the surface of the board. The adhesive applied as described above is eroded by the treatment liquid in the treatment.

そのため、フルアデイティブ工法の粗化で良好な粗化面
形状を得ることができず、かつめっき密着力にバラツキ
か生じる等の問題点かあった。
Therefore, it was not possible to obtain a good roughened surface shape by roughening using the full additive method, and there were problems such as variations in plating adhesion.

本発明は、上記のような問題点を解決するもので、その
目的とするところは、フルアデイティブ工法によりマル
チワイヤー配線板を製造するにあたって、基板の表面に
塗布された無電解めっき用接着剤を侵すことなく、かつ
孔内に露出したワイヤーの被覆層をエッチバックする製
造方法を提供するものである。
The present invention is intended to solve the above-mentioned problems, and its purpose is to reduce the amount of electroless plating adhesive applied to the surface of a board when manufacturing a multi-wire wiring board using a fully additive method. The present invention provides a manufacturing method for etching back the coating layer of the wire exposed in the hole without damaging the wire.

く課題を解決するための手段〉 上記目的を達成するために請求項1の発明は、孔導体お
よび表面パッド、ライン導体が無電解めっきのみにより
形成されるマルチワイヤー配線板の製造方法において、 内層回路および絶縁体被覆ワイヤーを含む基板の表面に
無電解めっき用接着剤を塗布し、その塗布した接着剤の
上にマスクを密着させてから孔を穿設した後、孔内に露
出する上記絶縁体被覆ワイヤーの被覆層をエッチバック
処理し、この後上記マスクを剥離してから、永久レジス
トで表面パターンを形成した後に無電解めっきを行うこ
とを特徴とする 請求項2の発明は、上記マスクとして剥離可能に密着し
た2重のフィルムを用いることを特徴とする 請求項3の発明は、上記2重のマスクフィルムのうち、
上面側のフィルムを孔の穿設後に剥離してからエッチバ
ック処理を行い、その後下面側のフィルムを剥離するこ
とを特徴とする く作用〉 この発明によれば、無電解めっき用接着剤の上にマスク
を密着させてから孔を穿設した後、孔内に露出する絶縁
体被覆ワイヤーの被覆層をエッチバック処理するので、
上記接着剤は処理液による侵食がマスクによって保護さ
れる。
Means for Solving the Problems> To achieve the above object, the invention of claim 1 provides a method for manufacturing a multi-wire wiring board in which hole conductors, surface pads, and line conductors are formed only by electroless plating. After applying an electroless plating adhesive to the surface of the board containing the circuit and insulator-covered wire, and placing a mask tightly on the applied adhesive and drilling a hole, the insulation exposed inside the hole is The invention according to claim 2 is characterized in that the coating layer of the body-coated wire is subjected to an etch-back treatment, and then the mask is peeled off, and after a surface pattern is formed with a permanent resist, electroless plating is performed. The invention according to claim 3 is characterized in that a double layer of mask film that is tightly adhered to each other in a peelable manner is used as a double mask film.
According to the present invention, the film on the upper surface side is peeled off after the holes are formed, and then an etch-back treatment is performed, and then the film on the lower surface side is peeled off. After the hole is drilled after the mask is placed in close contact with the hole, the coating layer of the insulator-coated wire exposed inside the hole is etched back.
The adhesive is protected from being eroded by the treatment liquid by a mask.

また、上記孔はマスクを密着した後に穿設するので、そ
の孔の開口部は粗さが小さく、かつパリも抑えられる。
Further, since the holes are formed after the mask is placed in close contact with the mask, the roughness of the openings of the holes is small and the occurrence of cracks can be suppressed.

特に、請求項2の発明によれば、マスクとして2重のフ
ィルムを用いたため、上記孔の開口部はより一層粗さが
小さく、かつパリも抑えられる。
In particular, according to the second aspect of the invention, since a double layer of film is used as the mask, the roughness of the openings of the holes is further reduced, and the occurrence of flakes is also suppressed.

さらに、請求項3の発明によれば、2重フィルムのうち
上面側のフィルムを、孔の穿設後に剥離してからエッチ
バック処理を行うので、そのエッチバック処理の際は、
上面側のフィルムのみとなるため、処理液の孔内浸透性
が良い。
Furthermore, according to the third aspect of the invention, the upper film of the double film is peeled off after the holes are formed, and then the etch-back process is performed, so that during the etch-back process,
Since there is only a film on the upper surface side, the permeability of the processing liquid into the pores is good.

〈実施例〉 以下、本発明を図面に基づいて説明する。なお、従来と
同一部材には同一符号を付す。
<Example> The present invention will be described below based on the drawings. Note that the same reference numerals are given to the same members as in the conventional case.

第1図(a)〜(e)は、本発明に係るマルチワイヤー
配線板の製造工程を示すもので、この製造工程はフルア
デイティブ工法を用いたものである。
FIGS. 1(a) to 1(e) show the manufacturing process of a multi-wire wiring board according to the present invention, and this manufacturing process uses a full additive construction method.

第1図(a)では、銅箔積層基板(日立化成(株)製、
商品名MCL−E168)にエツチングを施して、その
銅箔積層基板の絶縁基板1上に、電源層2及びグランド
層3等の内層回路部分を形成する。
In Figure 1(a), a copper foil laminate board (manufactured by Hitachi Chemical Co., Ltd.) is shown.
(trade name MCL-E168) is etched to form inner layer circuit parts such as a power supply layer 2 and a ground layer 3 on the insulating substrate 1 of the copper foil laminated board.

第1図(b)では、上記のような各層2,3が形成され
た絶縁基板1の両面に、ワイヤー布線用の樹脂層4をラ
ミネートする。
In FIG. 1(b), resin layers 4 for wire wiring are laminated on both sides of the insulating substrate 1 on which the layers 2 and 3 as described above are formed.

第1図(C)では、上記樹脂層4の表面上にワイヤー5
を布線した後、プリプレグ6をラミネートしてから、そ
のプリプレグ6表面に無電解銅めっき用接着剤10(日
立化成(株)製、HA−21)を塗布する。
In FIG. 1(C), a wire 5 is placed on the surface of the resin layer 4.
After wiring, the prepreg 6 is laminated, and then an adhesive 10 for electroless copper plating (HA-21, manufactured by Hitachi Chemical Co., Ltd.) is applied to the surface of the prepreg 6.

その後、マスクとして互いに剥離可能に密着したホール
クリーニング用の第1のマスクフィルム11(日立化成
(株)製、H−5310)及び、第2のマスクフィルム
(12)(日立化成(株)製、L3380)を、上記接
着剤10の上面に密着ラミネートする。
Thereafter, a first mask film 11 (manufactured by Hitachi Chemical Co., Ltd., H-5310) for hole cleaning that is in close contact with each other in a peelable manner as a mask, and a second mask film (12) (manufactured by Hitachi Chemical Co., Ltd., L3380) is closely laminated on the upper surface of the adhesive 10.

第1図(d)では、上記のように両マスクフィルム11
.12をラミネートした絶縁基板1に孔8を穿設し、そ
の後上記両マスクフィルム11゜12のうち、第2のマ
スクフィルム12のみを剥離してから、ホールクリーニ
ングを行うことにより、孔8内に露出したワイヤーの被
覆層をエッチバック処理する。
In FIG. 1(d), as described above, both mask films 11
.. 12 is laminated with the insulating substrate 1, and then only the second mask film 12 of both mask films 11 and 12 is peeled off, and hole cleaning is performed to fill the holes 8. Etch back the exposed wire coating layer.

第1図(e)では、上記のようなエッチバック処理後、
第2のマスクフィルム12を剥離してから、第1のマス
クフィルム11表面へ、永久レジスト14(日立化成(
株)製、5R−3200)で表面パターンを形成した後
、孔8ならびに表面パッド、端子、ライン等を、通常用
いられる厚付は用の無電解銅めっき液で、めっきするこ
とによって、孔導体2表面パッド導体13a1及び表面
ライン導体13bを形成し、これによりフルアデイティ
ブ工法によるマルチワイヤー配線板を得る。
In FIG. 1(e), after the above etchback process,
After peeling off the second mask film 12, apply a permanent resist 14 (Hitachi Chemical Co., Ltd.) to the surface of the first mask film 11.
After forming a surface pattern with 5R-3200 (manufactured by Co., Ltd.), the holes 8, surface pads, terminals, lines, etc. are plated with a commonly used thick electroless copper plating solution to form hole conductors. A second surface pad conductor 13a1 and a surface line conductor 13b are formed, thereby obtaining a multi-wire wiring board using the full additive construction method.

したがって、上記のような実施例にあっては、第1及び
第2のマスクフィルムのうち、第2のマスクフィルムの
みを剥離してからエッチバック処理を行うため、無電解
銅めっき用接着剤は第1のマスクフィルムにより保護さ
れ、かつ処理液で侵されないとともに、処理液の孔内浸
透性が良い。
Therefore, in the above embodiment, since the etch-back treatment is performed after peeling only the second mask film out of the first and second mask films, the adhesive for electroless copper plating is It is protected by the first mask film, is not attacked by the processing liquid, and has good permeability into the pores of the processing liquid.

また、上記実施例では、第1及び第2のマスクフィルム
をラミネートした基板に孔を穿設するため、その孔の開
口部分は粗さが小さく、かつバリが押さえられる。
Further, in the above embodiment, since the holes are formed in the substrate on which the first and second mask films are laminated, the openings of the holes have small roughness and burrs are suppressed.

〈発明の効果〉 本発明に係るマルチワイヤー配線板の製造方法は、上記
の如く無電解めっき用接着剤の上に、マスクを密着させ
てから孔を穿設した後、孔内に露出する絶縁体被覆ワイ
ヤーの被覆層をエッチバックするため、上記接着剤はマ
スクにより保護され、かつ処理液で侵されない。
<Effects of the Invention> As described above, the method for manufacturing a multi-wire wiring board according to the present invention is such that a mask is placed on top of the adhesive for electroless plating, holes are formed, and then insulation exposed in the holes is formed. To etch back the coating layer of the body covering wire, the adhesive is protected by a mask and is not attacked by the processing liquid.

その結果、フルアデイティブ工程の粗化で良好な粗化面
形状が得られ、かつ均一なめつき密着力を有するマルチ
ワイヤー配線板を提供できる。
As a result, a multi-wire wiring board can be provided in which a good roughened surface shape can be obtained through roughening in the full additive process, and which has uniform plating adhesion.

特に、請求項2の発明にあっては、マスクとして剥離可
能に密着した2重のフィルムを用いるため、孔を穿設す
る際、−枚のフィルムを用いる場合に比し、孔の開口部
分は粗さが小さく、かつパリが抑えられ、より一層穴品
質が良好になる。
In particular, in the invention of claim 2, since a double layer of film that is tightly adhered in a peelable manner is used as a mask, when a hole is made, the opening part of the hole is The roughness is small and burrs are suppressed, resulting in even better hole quality.

また、請求項3の発明にあっては、上記2重のフィルム
のうち、上面側のフィルムを孔の穿設後に剥離してから
エッチバック処理を行なうため、請求項2の発明と同様
に孔の人品質が良好であり、しかもエッチバック処理の
際、下面側のフィルムのみとなるので、処理液の孔内浸
透性が良く、良好なエッチバック処理が行なえる。
Further, in the invention of claim 3, the upper film of the double film is peeled off after the holes are formed, and then the etch-back treatment is performed. The material quality is good, and since only the film on the lower surface side is exposed during etchback processing, the permeability of the processing liquid into the pores is good, and good etchback processing can be performed.

【図面の簡単な説明】[Brief explanation of the drawing]

第1図(a)〜(e)は本発明に係るマルチワイヤー配
線板の製造方法を示す断面図、第2図(a)〜(e)は
従来のマルチワイヤー配線板の製造方法を示す断面図。 2・・・電源層 3・・・グランド層 5・・・絶縁体被覆ワイヤー 8・・・孔 11・・・第1のマスクフィルム 12・・・第2のマスクフィルム 14・・・永久レジスト (a) (b) (c) (d) (e) 第 図 (a) (k+) (d) (e) 第 図
FIGS. 1(a) to (e) are cross-sectional views showing a method for manufacturing a multi-wire wiring board according to the present invention, and FIGS. 2(a) to (e) are cross-sectional views showing a conventional method for manufacturing a multi-wire wiring board. figure. 2... Power supply layer 3... Ground layer 5... Insulator coated wire 8... Hole 11... First mask film 12... Second mask film 14... Permanent resist ( a) (b) (c) (d) (e) Fig. (a) (k+) (d) (e) Fig.

Claims (3)

【特許請求の範囲】[Claims] 1.孔導体および表面パッド、ライン導体が無電解めっ
きのみにより形成されるマルチワイヤー配線板の製造方
法において、 内層回路および絶縁体被覆ワイヤーを含む基板の表面に
無電解めっき用接着剤を塗布し、その塗布した接着剤の
上にマスクを密着させてから孔を穿設した後、孔内に露
出する上記絶縁体被覆ワイヤーの被覆層をエッチバック
処理し、この後上記マスクを剥離してから、永久レジス
トで表面パターンを形成した後に無電解めっきを行うこ
とを特徴とするマルチワイヤー配線板の製造方法。
1. In a method for manufacturing a multi-wire wiring board in which hole conductors, surface pads, and line conductors are formed only by electroless plating, an adhesive for electroless plating is applied to the surface of the board containing the inner layer circuit and insulator-covered wire, and the After a mask is placed on top of the applied adhesive and a hole is drilled, the coating layer of the insulator-coated wire exposed in the hole is etched back, and then the mask is peeled off and permanently etched. A method for manufacturing a multi-wire wiring board, characterized by forming a surface pattern with a resist and then performing electroless plating.
2.上記マスクとして剥離可能に密着した2重のフィル
ムを用いることを特徴とする請求項1に記載のマルチワ
イヤー配線板の製造方法。
2. 2. The method of manufacturing a multi-wire wiring board according to claim 1, wherein a double layer of film that is peelably adhered to each other is used as the mask.
3.上記2重のマスクフィルムのうち、上面側のフィル
ムを孔の穿設後に剥離してからエッチバック処理を行い
、その後下面側のフィルムを剥離することを特徴とする
請求項2に記載のマルチワイヤー配線板の製造方法。
3. 3. The multi-wire according to claim 2, wherein the upper film of the double mask film is peeled off after the holes are formed, and then an etch-back process is performed, and then the lower film is peeled off. Method of manufacturing wiring boards.
JP27994490A 1990-10-18 1990-10-18 Manufacture of multiwire wiring board Pending JPH04154195A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP27994490A JPH04154195A (en) 1990-10-18 1990-10-18 Manufacture of multiwire wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP27994490A JPH04154195A (en) 1990-10-18 1990-10-18 Manufacture of multiwire wiring board

Publications (1)

Publication Number Publication Date
JPH04154195A true JPH04154195A (en) 1992-05-27

Family

ID=17618100

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27994490A Pending JPH04154195A (en) 1990-10-18 1990-10-18 Manufacture of multiwire wiring board

Country Status (1)

Country Link
JP (1) JPH04154195A (en)

Similar Documents

Publication Publication Date Title
US7098132B2 (en) Method of manufacturing flexible wiring board
TWI307142B (en) Semiconductor package substrate having different thicknesses between wire bonding pad and ball pad and method for fabricating the same
JP3067021B2 (en) Method for manufacturing double-sided wiring board
TW200939927A (en) Wiring substrate and its manufacturing process
US11690178B2 (en) Multilayer printed wiring board and method of manufacturing the same
JP4488187B2 (en) Method for manufacturing substrate having via hole
JP4195706B2 (en) Printed wiring board and manufacturing method thereof
JP2004047836A (en) Printed board and its manufacturing method
JP4129665B2 (en) Manufacturing method of substrate for semiconductor package
JPH10178271A (en) Manufacture of multilayered wiring board and multilayfred wiring board
JP2001156453A (en) Forming method for embedded via at printed wiring board
JPH04154195A (en) Manufacture of multiwire wiring board
JP2001230507A (en) Plastic package and its manufacturing method
JP2002198461A (en) Plastic package and its manufacturing method
JPH0964538A (en) Production of printed wiring board
JPH10335785A (en) Circuit formation method
JPH0573359B2 (en)
JP4160813B2 (en) Multilayer circuit board manufacturing method
JPH0621648A (en) Manufacture of printed wiring board
JP2002299386A (en) Double-sided wiring film carrier and manufacturing method therefor
JP2003338684A (en) Method of manufacturing printed wiring board
JP2004311463A (en) Tape carrier for semiconductor device and its manufacturing method
JPH03147394A (en) Manufacture of printed circuit board
JP2004146533A (en) Desmear method of printed circuit board
JPS61245599A (en) Manufacture of printed wiring board