JPH04111144A - Coincidence control system for multiplex device - Google Patents
Coincidence control system for multiplex deviceInfo
- Publication number
- JPH04111144A JPH04111144A JP2228427A JP22842790A JPH04111144A JP H04111144 A JPH04111144 A JP H04111144A JP 2228427 A JP2228427 A JP 2228427A JP 22842790 A JP22842790 A JP 22842790A JP H04111144 A JPH04111144 A JP H04111144A
- Authority
- JP
- Japan
- Prior art keywords
- cluster
- given
- edao
- erb
- equivalent damage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 101700051744 CLE-1 Proteins 0.000 abstract 1
- 230000005540 biological transmission Effects 0.000 abstract 1
- 238000001514 detection method Methods 0.000 abstract 1
Abstract
PURPOSE: To improve the reliability of a highly reliable system with use of a multiplex system storage by performing the coincidence processing for the equivalent restoration with a cluster to which an interruption is reported.
CONSTITUTION: A system storage SSUO stores the data given from a cluster and then reads out this data via a control circuit. An equivalent damage error detection circuit EDaO detects an equivalent damage error when no write is carried out to the write request given from a cluster CLEO. This detecting result of the EDaO is applied to an equivalent damage error transmission circuit ETC. An equivalent damage error report circuit ERbO is connected to the ETC and receives the detecting result of the EDaO. The ERbO receives the output signal (error report) given from an ETC' via an ERb'2 and also receives the output signal given from C and outputs these signals to the CLEO. Mean while an ERb'1 outputs the output signal applied to the ETC and C' via an ERb'3 to a cluster CLE1. So is with the clusters 2 and 3.
COPYRIGHT: (C)1992,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2228427A JP2941387B2 (en) | 1990-08-31 | 1990-08-31 | Multiplexing unit matching control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2228427A JP2941387B2 (en) | 1990-08-31 | 1990-08-31 | Multiplexing unit matching control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH04111144A true JPH04111144A (en) | 1992-04-13 |
JP2941387B2 JP2941387B2 (en) | 1999-08-25 |
Family
ID=16876314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2228427A Expired - Fee Related JP2941387B2 (en) | 1990-08-31 | 1990-08-31 | Multiplexing unit matching control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2941387B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6237108B1 (en) | 1992-10-09 | 2001-05-22 | Fujitsu Limited | Multiprocessor system having redundant shared memory configuration |
JP2006182936A (en) * | 2004-12-28 | 2006-07-13 | Ge Toshiba Silicones Co Ltd | Water-based coating agent composition |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5488693B2 (en) * | 2010-03-31 | 2014-05-14 | 富士通株式会社 | Multi-cluster system |
-
1990
- 1990-08-31 JP JP2228427A patent/JP2941387B2/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6237108B1 (en) | 1992-10-09 | 2001-05-22 | Fujitsu Limited | Multiprocessor system having redundant shared memory configuration |
JP2006182936A (en) * | 2004-12-28 | 2006-07-13 | Ge Toshiba Silicones Co Ltd | Water-based coating agent composition |
Also Published As
Publication number | Publication date |
---|---|
JP2941387B2 (en) | 1999-08-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH04111144A (en) | Coincidence control system for multiplex device | |
JPH01217666A (en) | Fault detecting system for multiprocessor system | |
JPH02211550A (en) | Information processing system | |
JPS63268053A (en) | Bus controller | |
JPH0334637A (en) | Parity error detecting and monitoring system | |
JPH01116747A (en) | Cache lsi | |
JPH01310449A (en) | Fault processing system | |
JPH02206846A (en) | Data processor | |
JPH0346048A (en) | Data processing system | |
JPH04167833A (en) | Status control system for control bus | |
JPH02247754A (en) | Disconnection detecting processor for memory system | |
JPH01288033A (en) | Erroneous data output preventing system in case of line switching of data transmission equipment | |
JPH0341838A (en) | Loop bus diagnostic system | |
JPH01314346A (en) | Installation automatic detecting circuit for numerical arithmetic processor | |
JPH04148440A (en) | Storage device | |
JPH04336632A (en) | Fault detection system for shared storage system | |
JPS642431A (en) | Voice communication equipment | |
JPH0469759A (en) | Bypass control system for device selecting signal | |
JPH04291845A (en) | Automatic bypass system | |
JPS6043745A (en) | Computer system | |
JPH02136952A (en) | Control circuit for using right of common bus | |
JPH0214342A (en) | Error reporting system | |
JPH02267648A (en) | Detection system for memory access error | |
JPS62172569A (en) | Hard disk control circuit | |
JPH04153865A (en) | Controller of data communication system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |