JPH0392062A - Facsimile equipment - Google Patents

Facsimile equipment

Info

Publication number
JPH0392062A
JPH0392062A JP1230130A JP23013089A JPH0392062A JP H0392062 A JPH0392062 A JP H0392062A JP 1230130 A JP1230130 A JP 1230130A JP 23013089 A JP23013089 A JP 23013089A JP H0392062 A JPH0392062 A JP H0392062A
Authority
JP
Japan
Prior art keywords
circuit
signal
personal computer
serial
outputs
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1230130A
Other languages
Japanese (ja)
Inventor
Kazunori Kimura
和紀 木村
Kazuo Satake
佐竹 和男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
NEC Yonezawa Ltd
Original Assignee
NEC Corp
NEC Yonezawa Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp, NEC Yonezawa Ltd filed Critical NEC Corp
Priority to JP1230130A priority Critical patent/JPH0392062A/en
Publication of JPH0392062A publication Critical patent/JPH0392062A/en
Pending legal-status Critical Current

Links

Landscapes

  • Facsimiles In General (AREA)

Abstract

PURPOSE:To reduce the circuit scale by converting a picture signal from a personal computer from a serial signal into a parallel signal in the order of identification and storing the signal into a memory. CONSTITUTION:An interface circuit 1 outputs a digital picture signal (R, G, B) inputted from a personal computer(PC) onto a display device CRT and outputs a serial picture data 6 resulting from the digital picture signal with a clock period CLK from the PC to a conversion circuit 2. The conversion circuit 2 outputs the picture data 7 converted from a serial signal into a parallel signal to a storage circuit 4 for 8-bit each with an output generated from the counter circuit 3 with the clock CLK from the PC. The control circuit 5 applies compression coding suitable for the line to the picture data read from the storage circuit 4 and sends the result. Thus, a complicated refresh circuit or a memory in response to the CLK inputted from the personal computer is not required and a simple and inexpensive circuit is realized.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 本発明はファクシミリ装置に関し、特にパーソナルコン
ピュータからの画データを送信するファクシミリ装置に
関する。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a facsimile device, and particularly to a facsimile device that transmits image data from a personal computer.

〔従来の技術〕[Conventional technology]

従来のファクシミリ装置は、パーソナルコンビ二一夕か
ら2 1 M H zのクロックを入力し、そのクロッ
クで画データをサンプリングしたシリアルデータをメモ
リに蓄積している. 〔発明が解決しようとする課題〕 上述した従来のファクシミリ装置は、クロックが高速の
ため応答できるメモリに制限があり、更に画データの書
き込みとリフレッシュを交互に行う必要があるため処理
時間に無理があり、回路規模が大きくなる欠点がある。
A conventional facsimile machine inputs a 21 MHz clock from a personal computer, and stores serial data obtained by sampling image data using that clock in a memory. [Problems to be Solved by the Invention] The above-mentioned conventional facsimile machine has a high-speed clock, so there is a limit to the memory that can respond, and furthermore, it is necessary to alternately write and refresh image data, which leads to unreasonable processing time. However, the disadvantage is that the circuit scale becomes large.

〔課題を解決するための手段〕[Means to solve the problem]

本発明のファクシミリ装置は、パーソナルコンピュータ
から入力のディジタル画信号を識別順にシリアルからパ
ラレルに変換する手段と、変換されたパラレル画データ
を蓄積する手段と、蓄積された前記パラレル画データを
読み出し色濃度変換し符号化して送信する手段とを有し
ている.〔実施例〕 次に、本発明について図面を参照して説明する。第1図
は本発明の一実施例のブロック図である。
The facsimile apparatus of the present invention includes means for converting digital image signals inputted from a personal computer from serial to parallel in identification order, means for accumulating the converted parallel image data, and reading out the accumulated parallel image data to determine the color density. It has means for converting, encoding, and transmitting. [Example] Next, the present invention will be described with reference to the drawings. FIG. 1 is a block diagram of one embodiment of the present invention.

インタフェース回路1は、パーソナルコンピュータ(P
C)から入力のディジタル画信号(R・G−B)を表示
器CRTに出力すると共にデイジタル画信号をPCから
のクロツクCLK周期でサンプリグされたシリアルの画
データ6が変換回路2に出力する.変換回路2は、カウ
ンタ回路3がPCからのクロックCLKで発生した出力
で8ビット毎にシリアルからパラレルに変換した画デー
タ7を蓄積回路4に出力する.制御回路5は蓄積回路4
から読み出した画データを送信する回線の適した圧縮符
号化を行わせて送信する.〔発明の効果〕 以上説明した様に本発明では、パーソナルコンピュータ
からの画信号を識別順にシリアルからパラレルに変換し
メモリに蓄積することにより、複雑なリフレッシュ回路
やパーソナルコンピュータから入力されるCLK (2
 1MHz >に応じたメモリーを使用することなく、
簡単にかつ安価な回路にできる効果がある.
The interface circuit 1 is a personal computer (P
C) outputs the input digital image signal (R, G-B) to the display CRT, and serial image data 6 sampled at the clock CLK period from the PC is output to the conversion circuit 2. The conversion circuit 2 outputs to the storage circuit 4 image data 7 which is converted from serial to parallel every 8 bits by the counter circuit 3 using the output generated by the clock CLK from the PC. Control circuit 5 is storage circuit 4
The image data read from the image data is compressed and encoded appropriately for the transmission line, and then transmitted. [Effects of the Invention] As explained above, the present invention converts the image signals from the personal computer from serial to parallel in the order of identification and stores them in the memory, thereby converting the CLK (2
1MHz> without using memory according to
This has the effect of making the circuit simple and inexpensive.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例のブロック図である。 1・・・インターフェース回、2・・・変換回路、3・
・・カウンタ回路、4・・・蓄積回路、5・・・装置制
御回路。
FIG. 1 is a block diagram of one embodiment of the present invention. 1...Interface times, 2...Conversion circuit, 3.
...Counter circuit, 4...Storage circuit, 5...Device control circuit.

Claims (1)

【特許請求の範囲】[Claims] パーソナルコンピュータから入力のディジタル画信号を
識別順にシリアルからパラレルに変換する手段と、変換
されたパラレル画データを蓄積する手段と、蓄積された
前記パラレル画データを読み出し色濃度変換し符号化し
て送信する手段とを有すること特徴とするファクシミリ
装置。
means for converting digital image signals input from a personal computer from serial to parallel in identification order; means for accumulating the converted parallel image data; and reading out the accumulated parallel image data, converting the color density, encoding and transmitting. A facsimile device characterized in that it has means.
JP1230130A 1989-09-04 1989-09-04 Facsimile equipment Pending JPH0392062A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1230130A JPH0392062A (en) 1989-09-04 1989-09-04 Facsimile equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1230130A JPH0392062A (en) 1989-09-04 1989-09-04 Facsimile equipment

Publications (1)

Publication Number Publication Date
JPH0392062A true JPH0392062A (en) 1991-04-17

Family

ID=16903046

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1230130A Pending JPH0392062A (en) 1989-09-04 1989-09-04 Facsimile equipment

Country Status (1)

Country Link
JP (1) JPH0392062A (en)

Similar Documents

Publication Publication Date Title
JPH04199981A (en) Prompt processing type one-dimensional coder
US6212300B1 (en) Image processing apparatus, method and computer-executable program product for converting the format of data for specific image data
JPH088647B2 (en) Run-length coding method and apparatus
GB2175769A (en) Processing image data
JPH0392062A (en) Facsimile equipment
JPS6338152B2 (en)
JPS63279686A (en) Variable length coding transmitter
JPH04258084A (en) Code rule converter
JPH03136575A (en) Facsimile coder
JPS6214578A (en) Code converting system for facsimile signal
KR100282943B1 (en) Interface circuit for digital video camera
JPS61147671A (en) Pattern data compressing transferring circuit
JP2530728B2 (en) Decryption device
JPS58225779A (en) Decoding system for picture signal
SU1481816A2 (en) Image readout device
SU955131A1 (en) Device for interfacing tv pickup with computer
JPS5992674A (en) Encoding circuit
JPS56128078A (en) Video signal reproduction system
JPH0358570A (en) Picture data coding system
JP2000013787A (en) Image processor
JPS6132867B2 (en)
JPS6348068A (en) Transmitting device for variable density picture
JPH04123670A (en) Equal speed read corresponding facsimile one-dimensional encoder
JPH0210975B2 (en)
JPS5994164A (en) Input device of tv picture data