JPH0379741B2 - - Google Patents
Info
- Publication number
- JPH0379741B2 JPH0379741B2 JP61046912A JP4691286A JPH0379741B2 JP H0379741 B2 JPH0379741 B2 JP H0379741B2 JP 61046912 A JP61046912 A JP 61046912A JP 4691286 A JP4691286 A JP 4691286A JP H0379741 B2 JPH0379741 B2 JP H0379741B2
- Authority
- JP
- Japan
- Prior art keywords
- pipeline
- addition
- multiplication
- intermediate code
- instruction
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims description 14
- 238000005457 optimization Methods 0.000 claims description 9
- 238000003672 processing method Methods 0.000 claims description 4
- 238000001514 detection method Methods 0.000 claims description 3
- 238000007689 inspection Methods 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 230000000694 effects Effects 0.000 description 2
- 238000003491 array Methods 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8053—Vector processors
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
- Devices For Executing Special Programs (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61046912A JPS62204374A (ja) | 1986-03-04 | 1986-03-04 | 2倍演算最適化処理方式 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP61046912A JPS62204374A (ja) | 1986-03-04 | 1986-03-04 | 2倍演算最適化処理方式 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62204374A JPS62204374A (ja) | 1987-09-09 |
JPH0379741B2 true JPH0379741B2 (zh) | 1991-12-19 |
Family
ID=12760558
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP61046912A Granted JPS62204374A (ja) | 1986-03-04 | 1986-03-04 | 2倍演算最適化処理方式 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62204374A (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008013190A1 (fr) | 2006-07-26 | 2008-01-31 | Calsonic Kansei Corporation | Compresseur |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2000284970A (ja) * | 1999-03-29 | 2000-10-13 | Matsushita Electric Ind Co Ltd | プログラム変換装置及びプロセッサ |
JP2011186512A (ja) * | 2010-03-04 | 2011-09-22 | Nec Corp | コンパイラ装置、及びコンパイル方法 |
US10922061B2 (en) | 2016-06-02 | 2021-02-16 | Nec Corporation | Information processing apparatus, information processing method and storage medium storing program related to instruction selection of a compiler |
-
1986
- 1986-03-04 JP JP61046912A patent/JPS62204374A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2008013190A1 (fr) | 2006-07-26 | 2008-01-31 | Calsonic Kansei Corporation | Compresseur |
Also Published As
Publication number | Publication date |
---|---|
JPS62204374A (ja) | 1987-09-09 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7725883B1 (en) | Program interpreter | |
US6113650A (en) | Compiler for optimization in generating instruction sequence and compiling method | |
US4710872A (en) | Method for vectorizing and executing on an SIMD machine outer loops in the presence of recurrent inner loops | |
JP3790683B2 (ja) | コンピュータ装置、その例外処理プログラム及びコンパイル方法 | |
US6363522B1 (en) | Method and apparatus for handling exceptions as normal control flow | |
US5598561A (en) | Optimizing compiler which generates multiple instruction streams to be executed in parallel | |
JP2500079B2 (ja) | プログラムの最適化方法及びコンパイラ・システム | |
US6425124B1 (en) | Resource allocation device for reducing the size and run time of a machine language program | |
US20170269931A1 (en) | Method and Computing System for Handling Instruction Execution Using Affine Register File on Graphic Processing Unit | |
Pottenger et al. | Parallelization in the presence of generalized induction and reduction variables | |
JPH0379741B2 (zh) | ||
Aumage et al. | Detecting simdization opportunities through static/dynamic dependence analysis | |
JPH0440742B2 (zh) | ||
US11080033B2 (en) | Method for installing a program on an embedded system, an embedded system for such a method, and a method for generating additional information | |
JPH11212807A (ja) | プログラム実行方法 | |
KR20140119619A (ko) | 벡터 코드 생성 장치 및 방법 | |
JP6907761B2 (ja) | コンパイラ | |
Corbett | Enhanced arithmetic for Fortran | |
JP3034582B2 (ja) | コンパイル処理方式 | |
JP2865694B2 (ja) | コンパイル方法 | |
JPH06214800A (ja) | 目的プログラムの最適化処理システム | |
JPH03257579A (ja) | コンパイラの並列化方式 | |
JP3018783B2 (ja) | コンパイル方式 | |
Guyer et al. | Optimizing high performance software libraries | |
JPH0795273B2 (ja) | コンパイラにおける和計算の部分展開処理方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
EXPY | Cancellation because of completion of term |