JPH0379741B2 - - Google Patents

Info

Publication number
JPH0379741B2
JPH0379741B2 JP61046912A JP4691286A JPH0379741B2 JP H0379741 B2 JPH0379741 B2 JP H0379741B2 JP 61046912 A JP61046912 A JP 61046912A JP 4691286 A JP4691286 A JP 4691286A JP H0379741 B2 JPH0379741 B2 JP H0379741B2
Authority
JP
Japan
Prior art keywords
pipeline
addition
multiplication
intermediate code
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP61046912A
Other languages
English (en)
Japanese (ja)
Other versions
JPS62204374A (ja
Inventor
Morie Sagawa
Koichiro Hotsuta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP61046912A priority Critical patent/JPS62204374A/ja
Publication of JPS62204374A publication Critical patent/JPS62204374A/ja
Publication of JPH0379741B2 publication Critical patent/JPH0379741B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053—Vector processors

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Complex Calculations (AREA)
  • Devices For Executing Special Programs (AREA)
JP61046912A 1986-03-04 1986-03-04 ２倍演算最適化処理方式 Granted JPS62204374A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP61046912A JPS62204374A (ja) 1986-03-04 1986-03-04 ２倍演算最適化処理方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP61046912A JPS62204374A (ja) 1986-03-04 1986-03-04 ２倍演算最適化処理方式

Publications (2)

Publication Number Publication Date
JPS62204374A JPS62204374A (ja) 1987-09-09
JPH0379741B2 true JPH0379741B2 (enExample) 1991-12-19

Family

ID=12760558

Family Applications (1)

Application Number Title Priority Date Filing Date
JP61046912A Granted JPS62204374A (ja) 1986-03-04 1986-03-04 ２倍演算最適化処理方式

Country Status (1)

Country Link
JP (1) JPS62204374A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008013190A1 (fr) 2006-07-26 2008-01-31 Calsonic Kansei Corporation Compresseur

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2000284970A (ja) * 1999-03-29 2000-10-13 Matsushita Electric Ind Co Ltd プログラム変換装置及びプロセッサ
JP2011186512A (ja) * 2010-03-04 2011-09-22 Nec Corp コンパイラ装置、及びコンパイル方法
US10922061B2 (en) 2016-06-02 2021-02-16 Nec Corporation Information processing apparatus, information processing method and storage medium storing program related to instruction selection of a compiler

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2008013190A1 (fr) 2006-07-26 2008-01-31 Calsonic Kansei Corporation Compresseur

Also Published As

Publication number Publication date
JPS62204374A (ja) 1987-09-09

Similar Documents

Publication Publication Date Title
US6113650A (en) Compiler for optimization in generating instruction sequence and compiling method
US4710872A (en) Method for vectorizing and executing on an SIMD machine outer loops in the presence of recurrent inner loops
CN100388203C (zh) 优化编码自动生成系统
US6973644B2 (en) Program interpreter
JP3790683B2 (ja) コンピュータ装置、その例外処理プログラム及びコンパイル方法
US6363522B1 (en) Method and apparatus for handling exceptions as normal control flow
US5598561A (en) Optimizing compiler which generates multiple instruction streams to be executed in parallel
US6301652B1 (en) Instruction cache alignment mechanism for branch targets based on predicted execution frequencies
Pottenger et al. Parallelization in the presence of generalized induction and reduction variables
US20170269931A1 (en) Method and Computing System for Handling Instruction Execution Using Affine Register File on Graphic Processing Unit
JPH0379741B2 (enExample)
Yu et al. Case study: optimization methods with TVM hybrid-op on RISC-V packed SIMD
US20030126589A1 (en) Providing parallel computing reduction operations
Aumage et al. Detecting simdization opportunities through static/dynamic dependence analysis
JPH11212807A (ja) プログラム実行方法
JPH0440742B2 (enExample)
US11080033B2 (en) Method for installing a program on an embedded system, an embedded system for such a method, and a method for generating additional information
KR20140119619A (ko) 벡터 코드 생성 장치 및 방법
JPH09160784A (ja) 並列化コンパイル方式
JPH06214800A (ja) 目的プログラムの最適化処理システム
JP3034582B2 (ja) コンパイル処理方式
JP6907761B2 (ja) コンパイラ
JPH03257579A (ja) コンパイラの並列化方式
JP3018783B2 (ja) コンパイル方式
Guyer et al. Optimizing high performance software libraries

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term