JPH0377462U - - Google Patents

Info

Publication number
JPH0377462U
JPH0377462U JP1989139117U JP13911789U JPH0377462U JP H0377462 U JPH0377462 U JP H0377462U JP 1989139117 U JP1989139117 U JP 1989139117U JP 13911789 U JP13911789 U JP 13911789U JP H0377462 U JPH0377462 U JP H0377462U
Authority
JP
Japan
Prior art keywords
insulating layer
semiconductor device
circuit board
gate electrode
base plate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1989139117U
Other languages
English (en)
Japanese (ja)
Other versions
JPH0648878Y2 (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1989139117U priority Critical patent/JPH0648878Y2/ja
Publication of JPH0377462U publication Critical patent/JPH0377462U/ja
Application granted granted Critical
Publication of JPH0648878Y2 publication Critical patent/JPH0648878Y2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/191Disposition
    • H01L2924/19101Disposition of discrete passive components
    • H01L2924/19105Disposition of discrete passive components in a side-by-side arrangement on a common die mounting substrate

Landscapes

  • Semiconductor Integrated Circuits (AREA)
  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
  • Wire Bonding (AREA)
JP1989139117U 1989-11-29 1989-11-29 半導体装置 Expired - Fee Related JPH0648878Y2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1989139117U JPH0648878Y2 (ja) 1989-11-29 1989-11-29 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1989139117U JPH0648878Y2 (ja) 1989-11-29 1989-11-29 半導体装置

Publications (2)

Publication Number Publication Date
JPH0377462U true JPH0377462U (US20070167544A1-20070719-C00007.png) 1991-08-05
JPH0648878Y2 JPH0648878Y2 (ja) 1994-12-12

Family

ID=31686178

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1989139117U Expired - Fee Related JPH0648878Y2 (ja) 1989-11-29 1989-11-29 半導体装置

Country Status (1)

Country Link
JP (1) JPH0648878Y2 (US20070167544A1-20070719-C00007.png)

Also Published As

Publication number Publication date
JPH0648878Y2 (ja) 1994-12-12

Similar Documents

Publication Publication Date Title
JPH0377462U (US20070167544A1-20070719-C00007.png)
JPH0351872U (US20070167544A1-20070719-C00007.png)
JPH01176936U (US20070167544A1-20070719-C00007.png)
JPH02136301U (US20070167544A1-20070719-C00007.png)
JPH0482858U (US20070167544A1-20070719-C00007.png)
JPS6287478U (US20070167544A1-20070719-C00007.png)
JPH0487659U (US20070167544A1-20070719-C00007.png)
JPS6278751U (US20070167544A1-20070719-C00007.png)
JPS6242244U (US20070167544A1-20070719-C00007.png)
JPH03124675U (US20070167544A1-20070719-C00007.png)
JPH0336478U (US20070167544A1-20070719-C00007.png)
JPH028040U (US20070167544A1-20070719-C00007.png)
JPS61102074U (US20070167544A1-20070719-C00007.png)
JPS6312853U (US20070167544A1-20070719-C00007.png)
JPS6351478U (US20070167544A1-20070719-C00007.png)
JPH0179226U (US20070167544A1-20070719-C00007.png)
JPS61146971U (US20070167544A1-20070719-C00007.png)
JPS61140573U (US20070167544A1-20070719-C00007.png)
JPH0399469U (US20070167544A1-20070719-C00007.png)
JPH01104030U (US20070167544A1-20070719-C00007.png)
JPH0348286U (US20070167544A1-20070719-C00007.png)
JPS62128666U (US20070167544A1-20070719-C00007.png)
JPH0334273U (US20070167544A1-20070719-C00007.png)
JPS61114878U (US20070167544A1-20070719-C00007.png)
JPS63136378U (US20070167544A1-20070719-C00007.png)

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees