JPH0375506A - Inspecting apparatus for mounting of printed board - Google Patents

Inspecting apparatus for mounting of printed board

Info

Publication number
JPH0375506A
JPH0375506A JP1211703A JP21170389A JPH0375506A JP H0375506 A JPH0375506 A JP H0375506A JP 1211703 A JP1211703 A JP 1211703A JP 21170389 A JP21170389 A JP 21170389A JP H0375506 A JPH0375506 A JP H0375506A
Authority
JP
Japan
Prior art keywords
circuit
area
height
pattern
component
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1211703A
Other languages
Japanese (ja)
Inventor
Tetsuo Hizuka
哲男 肥塚
Giichi Kakigi
柿木 義一
Shinji Hashinami
伸治 橋波
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP1211703A priority Critical patent/JPH0375506A/en
Publication of JPH0375506A publication Critical patent/JPH0375506A/en
Pending legal-status Critical Current

Links

Abstract

PURPOSE:To improve the ratio of automation by providing a rechecking and judging circuit and an area limiting circuit, limiting an inspecting area, and comparing a profile pattern with a reference pattern. CONSTITUTION:A rechecking and judging circuit 7 and an area limiting circuit 8 are provided in this apparatus. When collating with a reference pattern is performed highly accurately in a collation circuit 6, the data of a height and a position of a component are directly outputted from the circuit 7. When it is judged that the collation is impossible, a retry instruction is outputted from the circuit 7 to the circuit 8. When the retry instruction is received in the circuit 8, an area for rechecking for the upper surface of a board as an object is set. Then, a histogram is formed based on the rechecking area in a data analyzing circuit (high and low data) 4, and the height and the like of the component are computed. The peak on the side of the high level in the histogram is made clear. Thus, the adequate slice level is obtained. The profile pattern created in a binary-coding circuit 51 approaches the outer shape of the component, and highly accurate collation with a reference pattern can be performed.

Description

【発明の詳細な説明】 〔概 要〕 基板に部品を実装してなるプリント板の検査装置、特に
部品実装位置や実装高さを検査するプリント板実装検査
装置に関し、 基準パターンとの高精度な照合ができない試料を自動的
に再検査し、自動化率の促進を可能にするプリント板実
装検査装置の提供を目的とし、被検査試料を撮像し撮像
信号を出力する計測光学系と、試料面の高低情報を撮像
信号から形成する信号処理回路と、被検査試料に実装さ
れた部品の高さを高低情報から算定する情報分析回路と
、各部品の輪郭パターンを高低情報から創出する図形化
同路と、輪郭パターンを対応する基準パターンと照合す
る照合回路と、検査領域を限定し輪郭パターンと基準パ
ターンを比較するための再検判別回路と、領域限定回路
とを具えてなるように構成する。
[Detailed Description of the Invention] [Summary] The present invention relates to an inspection device for a printed circuit board in which components are mounted on a board, particularly a printed circuit board mounting inspection device for inspecting the component mounting position and mounting height, and is capable of highly accurate alignment with a reference pattern. The aim is to provide a printed circuit board mounting inspection device that automatically re-inspects samples that cannot be verified and increases the automation rate. A signal processing circuit that forms height information from an imaging signal, an information analysis circuit that calculates the height of a component mounted on a specimen to be inspected from the height information, and a graphics circuit that creates a contour pattern of each component from the height information. The present invention is configured to include: a matching circuit that matches the contour pattern with a corresponding reference pattern; a reexamination discrimination circuit that limits the inspection area and compares the contour pattern and the reference pattern; and an area limiting circuit.

〔産業上の利用分野〕[Industrial application field]

本発明は基板に部品を実装してなるプリント板の検査装
置に係り、特に部品実装位置や実装高さを検査するプリ
ント板実装検査装置に関する。
The present invention relates to an inspection device for a printed circuit board in which components are mounted on a board, and particularly to a printed circuit board mounting inspection device for inspecting component mounting positions and mounting heights.

高密度実装された最近のプリント板ではチップ化された
回路部品、例えば抵抗素子やコンデンサが同一基板上に
数多く実装されているが、かかる回路部品(以下部品と
称する)の中には実装位置がずれたり、はんだ付けする
際に浮き上がり所定の実装高さから外れるものがある。
In recent high-density printed circuit boards, many chipped circuit components, such as resistance elements and capacitors, are mounted on the same board, but the mounting positions of these circuit components (hereinafter referred to as components) are Some of them may shift or come up during soldering and deviate from the predetermined mounting height.

従来のプリント板検査工程では基板上に実装される部品
の型格や数が比較的少なかったため、検査担当者が肉眼
で部品実装位置や実装高さを検査していたが、チップ化
された各種の部品が数多く実装される最近のプリント板
では、部品実装位置や実装高さを肉眼で検査するのは極
めて困難である。そこでかかる検査を自動的に行うプリ
ント板実装検査装置が開発されている。
In the conventional printed circuit board inspection process, the number and type of components mounted on the board were relatively small, so inspectors inspected the component mounting position and mounting height with the naked eye. In modern printed circuit boards where many components are mounted, it is extremely difficult to visually inspect the component mounting position and mounting height. Therefore, a printed board mounting inspection device that automatically performs such inspection has been developed.

〔従来の技術〕[Conventional technology]

第3図は従来の検査装置を示すブロック図、第4図は計
測光学系の一例を示す模式図、第5図は従来の検査装置
の作用を説明する図である。
FIG. 3 is a block diagram showing a conventional inspection device, FIG. 4 is a schematic diagram showing an example of a measurement optical system, and FIG. 5 is a diagram explaining the operation of the conventional inspection device.

第3図において部品実装位置や実装高さを検査する従来
の検査装置は、被検査試料1を撮像し撮像信号を出力す
る計測光学系2と、試料面の凹凸に対応した高低情報を
形成する信号処理回路3と、被検査試料1に実装された
部品11の高さを算定する情報分析回路4と、任意のス
ライスレベルにおける部品の輪郭パターンを創出する図
形化同路5と、輪郭パターンを対応する基準パターンと
照合する照合回路6とで構成されている。
In Fig. 3, the conventional inspection device that inspects the component mounting position and mounting height includes a measurement optical system 2 that images the inspected sample 1 and outputs an image signal, and forms height information corresponding to the unevenness of the sample surface. A signal processing circuit 3, an information analysis circuit 4 that calculates the height of the component 11 mounted on the sample to be inspected 1, a graphics circuit 5 that creates a contour pattern of the component at an arbitrary slice level, and a contour pattern It is comprised of a matching circuit 6 that matches the corresponding reference pattern.

被検査試料1は第4図(a)の如(基板12上に数多く
の部品11が実装されており、計測光学系2は第4図の
)の如く被検査試料1を載置するステージ21と、紙面
の垂直方向に走査されるレーザ光22を被検査試料1に
照射する光照射系23と、被検査試料1により反射され
るレーザ光22を斜め方向から観測する光観測系24を
有し、光観測系24は結像レンズ25と光点位置検出セ
ンサ26を具えている。
The sample to be inspected 1 is mounted on a stage 21 on which the sample to be inspected 1 is placed, as shown in FIG. , a light irradiation system 23 that irradiates the specimen 1 to be inspected with a laser beam 22 scanned in a direction perpendicular to the plane of the paper, and a light observation system 24 that observes the laser beam 22 reflected by the specimen 1 to be inspected from an oblique direction. The optical observation system 24 includes an imaging lens 25 and a light spot position detection sensor 26.

信号処理回路3は前記光点位置検出センサ26から出力
される撮像信号に基づいて、試料面の凹凸に対応する高
低情報と明るさに対応する明暗情報を形成する。なお信
号処理回路3は高低情報メモ「J31と明暗情報メモリ
32を具えており、高低情報は高低情報メモリ31に、
明暗情報は明暗情報メモ1732にそれぞれ格納される
The signal processing circuit 3 forms height information corresponding to the unevenness of the sample surface and brightness information corresponding to the brightness based on the imaging signal output from the light spot position detection sensor 26. The signal processing circuit 3 includes a height information memo "J31" and a bright/dark information memory 32, and the height information is stored in the height information memory 31.
The brightness information is stored in the brightness information memo 1732, respectively.

情報分析回路4は検査ウィンドを切出し高さヒストグラ
ムを作成する分布図作成回路41と、ヒストグラムから
部品高さとスライスレベルを算定する高さ判定回路42
を有する。第5図(a)は被検査試料の全体を表す高低
情報から切出された検査ウィンドの例で、検査ウィンド
には検査対象部品11と基板12と実装用のはんだ13
等が含まれている。
The information analysis circuit 4 includes a distribution map creation circuit 41 that cuts out an inspection window and creates a height histogram, and a height determination circuit 42 that calculates the component height and slice level from the histogram.
has. FIG. 5(a) is an example of an inspection window cut out from the height information representing the whole sample to be inspected.
etc. are included.

また第5図中)は分布図作成回路41において作成され
たヒストグラムの例で、横軸は高さレベルを表し縦軸は
そのレベルにおける頻度を表す0図中低レベル側ピーク
は基板、高レベル側ピークは部品の上面であり、高レベ
ル側ピークと低レベル側ピークの間が部品高さに相当す
る。したがって各部品の輪郭パターンを創出するに際し
て、高低情報を二値化するスライスレベルを部品高さの
50%に設定すると、二つのピークの中間(−点鎖線で
図示)がスライスレベルになる。
5) is an example of a histogram created by the distribution map creation circuit 41, in which the horizontal axis represents the height level and the vertical axis represents the frequency at that level. In the figure, the peak on the low level side is the substrate, the high level The side peak is the upper surface of the component, and the area between the high level side peak and the low level side peak corresponds to the height of the component. Therefore, when creating a contour pattern for each component, if the slice level for binarizing the height information is set to 50% of the component height, the slice level will be the middle between the two peaks (indicated by the - dotted chain line).

図形化同路5は前記スライスレベルにおいて高低情報を
二値化し、検査対象部品の輪郭パターンを創出する二値
化回路51を具えており、創出された輪郭パターンは輪
郭図形メモリ52に格納される。
The graphics circuit 5 includes a binarization circuit 51 that binarizes the height information at the slice level to create a contour pattern of the part to be inspected, and the created contour pattern is stored in a contour figure memory 52. .

第5図(C)は輪郭パターンの例でヒストグラムの高レ
ベル側ピークが明確な場合は、適度なスライスレベルが
得られ部品の外形に近い輪郭パターン11aが創出され
る。
FIG. 5(C) is an example of a contour pattern, and when the peak on the high level side of the histogram is clear, an appropriate slice level is obtained and a contour pattern 11a close to the outer shape of the part is created.

照合回路6は基準パターンllbを格納した辞書メモリ
61を具えており、輪郭図形メモリ52に格納された検
査対象部品の輪郭パターンllaは、第5図(イ)に示
す如くそれぞれ対応する基準パターン11bと照合され
る。その結果、部品の高さに関連した情報は前記の高さ
判定回路42から出力され、部品の実装位置に関連した
情報は照合回路6から出力される。
The matching circuit 6 includes a dictionary memory 61 that stores reference patterns llb, and the outline patterns lla of the parts to be inspected stored in the outline figure memory 52 are combined with the corresponding reference patterns 11b as shown in FIG. 5(A). It is compared with As a result, information related to the height of the component is output from the height determination circuit 42, and information related to the mounting position of the component is output from the verification circuit 6.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

第6図は従来の検査装置における問題点を示す図である
FIG. 6 is a diagram showing problems in the conventional inspection device.

上述の如くヒストグラムの高レベル側ピークが明確な場
合は、適度なスライスレベルが得られ輪郭パターンがl
la部品の外形に近くなるため、それぞれ対応する基準
パターンllbと照合する際にエラーが発生することは
ない。しかし検査対象部品の周囲に実装用のはんだ等が
多く付着している場合は、第6図(a)、(ハ)に示す
如くヒストグラムの高レベル側ピークが不明確になり、
スライスレベルが第6図(a)の如く高いレベルに設定
されたり、第6図(b)の如く低いレベルに設定された
りする場合がある。
As mentioned above, if the peak on the high level side of the histogram is clear, an appropriate slice level can be obtained and the contour pattern will be l
Since the outer shape is close to that of the la component, no error will occur when comparing with the corresponding reference pattern llb. However, if there is a lot of solder for mounting around the part to be inspected, the peak on the high level side of the histogram becomes unclear, as shown in Figures 6(a) and (c).
The slice level may be set to a high level as shown in FIG. 6(a), or may be set to a low level as shown in FIG. 6(b).

例えばスライスレベルが第6図(a)に示す如く高いレ
ベルに設定されると、創出された検査対象部品の輪郭パ
ターンllaが第6図(C)の如く小さく、またスライ
スレベルが第6図中)に示す如く低いレベルに設定され
ると、創出された検査対象部品の輪郭パターンllaが
第6図(d)の如く大きく、照合回路において基準パタ
ーンllbとの高精度な照合ができない。極端な場合は
基準パターンとの照合が不能になるという問題があった
For example, when the slice level is set to a high level as shown in FIG. 6(a), the contour pattern lla of the created part to be inspected is small as shown in FIG. 6(C), and the slice level is set to a high level as shown in FIG. ), the created contour pattern lla of the part to be inspected is large as shown in FIG. 6(d), and the matching circuit cannot match it with the reference pattern llb with high precision. In extreme cases, there is a problem in that matching with the reference pattern becomes impossible.

本発明の目的は基準パターンとの高精度な照合ができな
い試料を自動的に再検査し、自動化率の促進を可能にす
るプリント板実装検査装置を提供することにある。
SUMMARY OF THE INVENTION An object of the present invention is to provide a printed circuit board mounting inspection apparatus that automatically re-inspects a sample that cannot be highly accurately matched with a reference pattern, thereby increasing the automation rate.

〔課題を解決するための手段〕[Means to solve the problem]

第1図は本発明になる検査装置を示すブロック図である
。なお全図を通し同じ対象物は同一記号で表している。
FIG. 1 is a block diagram showing an inspection apparatus according to the present invention. The same objects are represented by the same symbols throughout the figures.

上記課題は被検査試料1を撮像し撮像信号を出力する計
測光学系2と、試料面の高低情報を撮像信号から形成す
る信号処理回路3と、被検査試料1に実装された部品1
1の高さを高低情報から算定する情報分析回路4と、各
部品11の輪郭パターンを高低情報から創出する図形化
同路5と、輪郭パターンを対応する基準パターンと照合
する照合回路6と、検査領域を限定し輪郭パターンと基
準パターンを比較するための再検判別回路7と、領域限
定回路8とを具えてなる本発明のプリン) +ffl実
装検査装置によって達成される。
The above-mentioned problems include a measurement optical system 2 that images the specimen 1 to be inspected and outputs an imaging signal, a signal processing circuit 3 that forms height information of the sample surface from the imaging signal, and a component 1 mounted on the specimen 1 to be inspected.
1, an information analysis circuit 4 that calculates the height of each part 11 from height information, a graphics circuit 5 that creates an outline pattern of each part 11 from the height information, and a matching circuit 6 that matches the outline pattern with a corresponding reference pattern. This is achieved by the +ffl mounting inspection apparatus of the present invention, which comprises a re-examination discrimination circuit 7 for limiting the inspection area and comparing the contour pattern and the reference pattern, and an area limiting circuit 8.

〔作 用〕[For production]

第1図において再検判別回路と領域限定回路とをプリン
ト板実装検査装置に設け、検査領域を限定し輪郭パター
ンと基準パターンを比較することによって、高精度な照
合ができない試料を自動的に再検査することが可能にな
り、自動化率の促進を可能にするプリント板実装検査装
置を実現することができる。
In Figure 1, a re-examination discrimination circuit and an area-limiting circuit are installed in the printed board mounting inspection device, and by limiting the inspection area and comparing the outline pattern and the reference pattern, samples that cannot be accurately matched are automatically re-examined. Thus, it is possible to realize a printed board mounting inspection apparatus that enables the automation rate to be increased.

〔実施例〕〔Example〕

以下添付図により本発明の実施例について説明する。な
お第2図は本発明になる装置の作用を説明する図である
Embodiments of the present invention will be described below with reference to the accompanying drawings. Note that FIG. 2 is a diagram for explaining the operation of the device according to the present invention.

本発明になる装置は第1図に示す如く再検判別回路7と
領域限定回路8とを具えており、基準パターンとの照合
が不能な試料や照合時の精度が低い試料について、領域
を限定して再検査を行う点で従来の装置と異なっている
。即ち、照合回路6において基準パターンとの照合が高
精度に行われると、部品の高さ情報や位置情報はそのま
ま再検判別回路7から出力されるが、基準パターンとの
照合が不能と判定された場合や精度を更に高める必要が
ある場合は、再検判別回路7から領域限定回路8に対し
リトライ命令が出力される。
As shown in FIG. 1, the device according to the present invention is equipped with a retest discrimination circuit 7 and an area limiting circuit 8, and is capable of limiting the area for samples that cannot be compared with a reference pattern or samples with low accuracy during matching. It differs from conventional equipment in that it performs a re-inspection. That is, when the matching circuit 6 performs matching with the reference pattern with high accuracy, the height information and position information of the part are output as they are from the retesting determination circuit 7, but it is determined that matching with the reference pattern is impossible. If there is a need to further improve accuracy, the retest determination circuit 7 outputs a retry command to the area limiting circuit 8.

領域限定回路8は領域設定回路81と再検域マスク82
からなり、リトライ命令が入力されると第2図(a)や
第2図(ロ)に斜線で示す如く、基板12や部品11の
上面のみを対象とする再検査用の領域が設定される。情
報分析回路4ではかかる再検査領域に基づいてヒストグ
ラムが作成され、第1回の検査と同様に部品高さやスラ
イスレベルが算定される。
The area limiting circuit 8 includes an area setting circuit 81 and a re-examination area mask 82.
When a retry command is input, a re-inspection area is set that targets only the top surface of the board 12 and parts 11, as shown by diagonal lines in FIGS. 2(a) and 2(b). . The information analysis circuit 4 creates a histogram based on the re-inspection area, and calculates the component height and slice level in the same way as in the first inspection.

再検査領域はばんだ13等不規則な凹凸を形成する領域
が除外されており、分布図作成回路41において作成さ
れたヒストグラムは第2図(C)に示す如く、高レベル
側ピークが明確になって適度なスライスレベルが得られ
る。また二値化回路51において創出される輪郭パター
ンは第2図(d)に示す如く、部品の外形に近くなって
基準パターンとの高精度な照合が可能になる。
In the re-examination area, areas forming irregular irregularities such as band 13 are excluded, and the histogram created by the distribution map creation circuit 41 has a clear peak on the high level side, as shown in FIG. 2(C). This will give you a suitable slice level. In addition, the contour pattern created in the binarization circuit 51 becomes close to the outer shape of the component, as shown in FIG. 2(d), so that highly accurate matching with the reference pattern is possible.

このように再検判別回路と領域限定回路とをプリント板
実装検査装置に設け、検査領域を限定し輪郭パターンと
基準パターンを比較することによって、高精度な照合が
できない検査対象部品を自動的に再検査することが可能
になり、自動化率の促進を可能にするプリント板実装検
査装置を実現することができる。なお再横領域の設定は
前に照合回路から出力された位置情報に基づいて行われ
、再度情報を入力する必要が無いためプリント板の検査
時間が大幅に増大することは無い。
In this way, by installing the re-examination discrimination circuit and the area-limiting circuit in the printed circuit board mounting inspection equipment, limiting the inspection area and comparing the outline pattern with the reference pattern, it is possible to automatically re-inspect parts that cannot be verified with high accuracy. It is possible to realize a printed board mounting inspection device that enables inspection and increases the automation rate. Note that the re-setting of the horizontal area is performed based on the position information previously output from the collation circuit, and there is no need to input the information again, so the inspection time for the printed board does not increase significantly.

〔発明の効果〕〔Effect of the invention〕

上述の如く本発明によれば基準パターンとの高精度な照
合ができない試料を自動的に再検査し、自動化率の一層
の促進を可能にするプリント板実装検査装置を提供する
ことができる。
As described above, according to the present invention, it is possible to provide a printed circuit board mounting inspection apparatus that automatically re-inspects a sample that cannot be highly accurately matched with a reference pattern, thereby further increasing the automation rate.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明になる検査装置を示すブロック図、 第2図は本発明になる装置の作用を説明する図、第3図
は従来の検査装置を示すブロック図、第4図は計測光学
系の一例を示す模式図、第5図は従来の検査装置の作用
を説明する図、第6図は従来の検査装置における問題点
を示す図、 である。図において 1は被検査試料、 3は信号処理回路、 5は図形化同路、 7は再検判別回路、 11は部品、 13ははんだ、 32は明暗情報メモリ、 42は高さ判定回路、 52は輪郭図形メモリ、 81は領域設定回路、 をそれぞれ表す。 2は計測光学系、 4は情報分析回路、 6は照合回路、 8は領域限定回路、 I2は基板、 31は高低情報メモリ、 41は分布図作成回路、 51は二値化回路、 61は辞書メモリ、 82は再検域マスク、 (0) (1)) (C) (cl) 本発明になる検査装置を示すブロソク図第 1 図 、本丸T3F1i::なる装置の作用乞浚明1ろ図第2
圓 彷」耗の検査装置と示すブロック図 第 図 (α) ())) 高さ レヘ jし くC) (d) イ疋来の検食裟五の作用と貌明する図 第 図 (α) (b) 計測L#系の一争」と示す黍式図 (Q) (1)) 島さ レヘ 〕し 高さ しへ゛ル (e) (己) 弔を一采の網01襞置り二おLする問題層、を示1図第 乙 図
Fig. 1 is a block diagram showing an inspection device according to the present invention, Fig. 2 is a diagram explaining the operation of the device according to the present invention, Fig. 3 is a block diagram showing a conventional inspection device, and Fig. 4 is a measurement optical system. FIG. 5 is a schematic diagram showing an example of the system, FIG. 5 is a diagram explaining the operation of a conventional inspection device, and FIG. 6 is a diagram showing problems in the conventional inspection device. In the figure, 1 is a sample to be inspected, 3 is a signal processing circuit, 5 is a graphic circuit, 7 is a retest discrimination circuit, 11 is a component, 13 is solder, 32 is a brightness information memory, 42 is a height judgment circuit, and 52 is a height judgment circuit. 81 represents a contour figure memory; and 81 represents an area setting circuit. 2 is a measuring optical system, 4 is an information analysis circuit, 6 is a collation circuit, 8 is an area limiting circuit, I2 is a board, 31 is a height information memory, 41 is a distribution map creation circuit, 51 is a binarization circuit, 61 is a dictionary Memory, 82 is a re-examination area mask, (0) (1)) (C) (cl) Figure 1 is a block diagram showing the inspection device according to the present invention; 2
A block diagram showing the equipment for testing wear and tear (Figure (α) ())) Height (d) Figure (α) (b) Millet diagram showing "The battle of measurement L# system" (Q) (1)) Island level (e) (Self) One net 01 folds and 2 Figure 1 shows the problem layer to be solved.

Claims (1)

【特許請求の範囲】[Claims]  被検査試料(1)を撮像し撮像信号を出力する計測光
学系(2)と、試料面の高低情報を該撮像信号から形成
する信号処理回路(3)と、該被検査試料(1)に実装
された部品(11)の高さを該高低情報から算定する情
報分析回路(4)と、各部品(11)の輪郭パターンを
該高低情報から創出する図形化同路(5)と、該輪郭パ
ターンを対応する基準パターンと照合する照合回路(6
)と、検査領域を限定し輪郭パターンと基準パターンを
比較するための再検判別回路(7)と、領域限定回路(
8)とを具えてなることを特徴とするプリント板実装検
査装置。
A measurement optical system (2) that images the sample to be inspected (1) and outputs an image signal; a signal processing circuit (3) that forms height information of the sample surface from the image signal; an information analysis circuit (4) that calculates the height of the mounted component (11) from the height information; a graphic circuit (5) that creates a contour pattern of each component (11) from the height information; A matching circuit (6) that matches the contour pattern with the corresponding reference pattern
), a reexamination discrimination circuit (7) for limiting the inspection area and comparing the outline pattern and the reference pattern, and an area limiting circuit (
8) A printed board mounting inspection device comprising:
JP1211703A 1989-08-17 1989-08-17 Inspecting apparatus for mounting of printed board Pending JPH0375506A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1211703A JPH0375506A (en) 1989-08-17 1989-08-17 Inspecting apparatus for mounting of printed board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1211703A JPH0375506A (en) 1989-08-17 1989-08-17 Inspecting apparatus for mounting of printed board

Publications (1)

Publication Number Publication Date
JPH0375506A true JPH0375506A (en) 1991-03-29

Family

ID=16610193

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1211703A Pending JPH0375506A (en) 1989-08-17 1989-08-17 Inspecting apparatus for mounting of printed board

Country Status (1)

Country Link
JP (1) JPH0375506A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10261900A (en) * 1997-01-17 1998-09-29 Matsushita Electric Ind Co Ltd Method for inspecting mounted part

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH10261900A (en) * 1997-01-17 1998-09-29 Matsushita Electric Ind Co Ltd Method for inspecting mounted part

Similar Documents

Publication Publication Date Title
US4648053A (en) High speed optical inspection system
EP0501683B1 (en) Technique for enhanced two-dimensional imaging
US5493594A (en) Method and apparatus for inspection of solder joints by x-ray fluoroscopic imaging
US10475179B1 (en) Compensating for reference misalignment during inspection of parts
US20050195389A1 (en) System and method for inspecting electrical circuits utilizing reflective and fluorescent imagery
JPH10300448A (en) Device and method for inspection of printed circuit board assembly
JPH03160347A (en) Device for inspecting external appearance of solder
JP4523310B2 (en) Foreign matter identification method and foreign matter identification device
JPH0375506A (en) Inspecting apparatus for mounting of printed board
JPH1114324A (en) Pattern defect inspection method and device therefor
KR100484812B1 (en) Inspection method of surface by image sensor and the same apparatus
JPS6326510A (en) Inspection device for packaging component
JP2000028334A (en) Method and apparatus for inspecting pattern fault
US6046803A (en) Two and a half dimension inspection system
Matsuyama et al. Automated solder joint inspection system using optical 3-D image detection
JPS63124944A (en) Inspecting method for through hole charging state
JPS6250605A (en) Inspecting instrument for body to be inspected
JP2968106B2 (en) Via hole inspection equipment
JPH04361548A (en) Method and device for defect detection
JPH04355946A (en) Inspection of soldered part of electronic component
KR100564871B1 (en) Inspecting method and apparatus for repeated micro-miniature patterns
JPH02165004A (en) Object testing apparatus
JPS62299705A (en) Inspecting instrument for package parts
JPH0431755A (en) Apparatus for inspecting defect of sheet-shaped material
JP2003149161A (en) Method and apparatus for examining shadow mask, and program therefor