JPH0353670B2 - - Google Patents

Info

Publication number
JPH0353670B2
JPH0353670B2 JP58502256A JP50225683A JPH0353670B2 JP H0353670 B2 JPH0353670 B2 JP H0353670B2 JP 58502256 A JP58502256 A JP 58502256A JP 50225683 A JP50225683 A JP 50225683A JP H0353670 B2 JPH0353670 B2 JP H0353670B2
Authority
JP
Japan
Prior art keywords
chip
address
bus
architecture
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58502256A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59500933A (ja
Inventor
Jon Jei Harauaa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NCR Voyix Corp
Original Assignee
NCR Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NCR Corp filed Critical NCR Corp
Priority claimed from PCT/US1983/000825 external-priority patent/WO1983004441A1/en
Publication of JPS59500933A publication Critical patent/JPS59500933A/ja
Publication of JPH0353670B2 publication Critical patent/JPH0353670B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Calculators And Similar Devices (AREA)
  • Executing Machine-Instructions (AREA)
  • Microcomputers (AREA)
JP58502256A 1982-06-01 1983-05-23 命令ワ−ド・バスを含むメモリ−・システム Granted JPS59500933A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US383869 1982-06-01
PCT/US1983/000825 WO1983004441A1 (en) 1982-06-01 1983-05-23 Memory system including instruction word bus

Publications (2)

Publication Number Publication Date
JPS59500933A JPS59500933A (ja) 1984-05-24
JPH0353670B2 true JPH0353670B2 (enrdf_load_html_response) 1991-08-15

Family

ID=22175196

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58502256A Granted JPS59500933A (ja) 1982-06-01 1983-05-23 命令ワ−ド・バスを含むメモリ−・システム

Country Status (1)

Country Link
JP (1) JPS59500933A (enrdf_load_html_response)

Also Published As

Publication number Publication date
JPS59500933A (ja) 1984-05-24

Similar Documents

Publication Publication Date Title
JP2576827B2 (ja) デュアル・ポート・コンピュータ・メモリ装置、アクセス方法、コンピュータ・メモリ装置、及びメモリ構造
AU640813B2 (en) A data processing system including a memory controller for direct or interleave memory accessing
US20050005052A1 (en) Cross-bar matrix for connecting digital resources to I/O pins of an integrated circuit
US5657291A (en) Multiport register file memory cell configuration for read operation
US5448704A (en) Method for performing writes of non-contiguous bytes on a PCI bus in a minimum number of write cycles
JPH05204820A (ja) マイクロプロセッサ、処理システム、およびバスインタフェース
US4613953A (en) Paging register for memory devices
US6073233A (en) Method and apparatus for distributing and accessing configuration registers
US5596578A (en) Time division multiplexing data transfer system for digital audio data distribution
WO1996021186A2 (en) Plural multiport register file to accommodate data of differing lengths
JP2004520671A (ja) 複合コンテントアドレッサブルメモリ
US6115294A (en) Method and apparatus for multi-bit register cell
EP0110972B1 (en) Memory system including instruction word bus
JPH0353670B2 (enrdf_load_html_response)
US5822554A (en) System and method for improved multiplexing to a data bus
US5966407A (en) Bus driving system and integrated circuit device using the same
US6839795B1 (en) Priority cross-bar decoder
US7536499B2 (en) Memory access control device and processing system having same
US20040268020A1 (en) Storage device for a multibus architecture
US6202140B1 (en) Memory addressing system and method therefor
JPS6324343A (ja) Ｉ／ｏアドレスデコ−ド方式
JP2747944B2 (ja) 半導体記憶装置
SU1833870A1 (ru) Пpoгpammиpуemый kohtpoллep
US5724302A (en) High density decoder
JP2734141B2 (ja) パケットスイッチ