JPH0339842U - - Google Patents

Info

Publication number
JPH0339842U
JPH0339842U JP9988889U JP9988889U JPH0339842U JP H0339842 U JPH0339842 U JP H0339842U JP 9988889 U JP9988889 U JP 9988889U JP 9988889 U JP9988889 U JP 9988889U JP H0339842 U JPH0339842 U JP H0339842U
Authority
JP
Japan
Prior art keywords
insulating substrate
wiring board
printed wiring
push
bonding pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9988889U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP9988889U priority Critical patent/JPH0339842U/ja
Publication of JPH0339842U publication Critical patent/JPH0339842U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements

Landscapes

  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
  • Die Bonding (AREA)
JP9988889U 1989-08-29 1989-08-29 Pending JPH0339842U (fi)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9988889U JPH0339842U (fi) 1989-08-29 1989-08-29

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9988889U JPH0339842U (fi) 1989-08-29 1989-08-29

Publications (1)

Publication Number Publication Date
JPH0339842U true JPH0339842U (fi) 1991-04-17

Family

ID=31648920

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9988889U Pending JPH0339842U (fi) 1989-08-29 1989-08-29

Country Status (1)

Country Link
JP (1) JPH0339842U (fi)

Similar Documents

Publication Publication Date Title
JPH0339842U (fi)
JPH0270447U (fi)
JPS61192479U (fi)
JPH032635U (fi)
JPS6430878U (fi)
JPH0327068U (fi)
JPH0336478U (fi)
JPH0213728U (fi)
JPS63164239U (fi)
JPS62168685U (fi)
JPH033770U (fi)
JPS62103277U (fi)
JPS61102074U (fi)
JPS633154U (fi)
JPS6234445U (fi)
JPH0447571U (fi)
JPH0351861U (fi)
JPH038449U (fi)
JPS62142874U (fi)
JPH03124643U (fi)
JPH0328756U (fi)
JPS62196374U (fi)
JPH028080U (fi)
JPH036843U (fi)
JPS58193663U (ja) プリント基板の素子実装構造