JPH0326858B2 - - Google Patents

Info

Publication number
JPH0326858B2
JPH0326858B2 JP59148518A JP14851884A JPH0326858B2 JP H0326858 B2 JPH0326858 B2 JP H0326858B2 JP 59148518 A JP59148518 A JP 59148518A JP 14851884 A JP14851884 A JP 14851884A JP H0326858 B2 JPH0326858 B2 JP H0326858B2
Authority
JP
Japan
Prior art keywords
value
zero
integer
counter
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59148518A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6128136A (ja
Inventor
Hidenori Sekiguchi
Katsushi Nishimoto
Tadashi Akita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP14851884A priority Critical patent/JPS6128136A/ja
Publication of JPS6128136A publication Critical patent/JPS6128136A/ja
Publication of JPH0326858B2 publication Critical patent/JPH0326858B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/544—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices for evaluating functions by calculation
    • G06F7/552—Powers or roots, e.g. Pythagorean sums

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Numerical Control (AREA)
JP14851884A 1984-07-19 1984-07-19 関数発生装置 Granted JPS6128136A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14851884A JPS6128136A (ja) 1984-07-19 1984-07-19 関数発生装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14851884A JPS6128136A (ja) 1984-07-19 1984-07-19 関数発生装置

Publications (2)

Publication Number Publication Date
JPS6128136A JPS6128136A (ja) 1986-02-07
JPH0326858B2 true JPH0326858B2 (enrdf_load_html_response) 1991-04-12

Family

ID=15454564

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14851884A Granted JPS6128136A (ja) 1984-07-19 1984-07-19 関数発生装置

Country Status (1)

Country Link
JP (1) JPS6128136A (enrdf_load_html_response)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6084742A (en) * 1994-04-06 2000-07-04 Fujitsu Limited Drive control apparatus for a disk drive

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5851307B2 (ja) * 1974-07-11 1983-11-15 ヤマハ株式会社 ハケイハツセイソウチ

Also Published As

Publication number Publication date
JPS6128136A (ja) 1986-02-07

Similar Documents

Publication Publication Date Title
EP0120970B1 (en) Acceleration and deceleration circuit
US3911347A (en) Adaptive control system
CN87107235A (zh) 高效能动态处理过程用的数字控制系统
US4001565A (en) Digital interpolator
US3866027A (en) Digital tool size compensation for numerical control
JPH0522271B2 (enrdf_load_html_response)
US4243924A (en) System for interpolating an arc for a numerical control system
EP0102219A2 (en) Acceleration/deceleration device for numerical controller
US3657525A (en) Direct feed rate control circuit
JPH0326858B2 (enrdf_load_html_response)
EP0349182B1 (en) Method and apparatus for approximating polygonal line to curve
US4020331A (en) Feed rate control system for numerical control machine tool
US3729623A (en) Method for the selective multiplication and division of a pulse train and a multiply/divide circuit therefor
US3665499A (en) Feedrate sevvo control system
JPS6228872A (ja) 三角関数発生処理装置
JPH0241764B2 (enrdf_load_html_response)
RU2124227C1 (ru) Сферический интерполятор
JPS6245562B2 (enrdf_load_html_response)
JP2538645B2 (ja) 曲線の折線近似装置
JPS62106505A (ja) ３次元形状加工用数値制御デ−タ作成装置
SU1124248A1 (ru) Устройство дл управлени манипул тором
SU1024880A1 (ru) Круговой интерпол тор
JPS58175004A (ja) 数値制御装置におけるパルス分配回路
Ohse et al. Guaranteed cost controllers under pole placement constraints for uncertain linear systems: An LMI approach
Cahill Robust time-optimal path tracking control of robots: theory and experiments