JPH03251779A - Apparatus for correcting noise level - Google Patents

Apparatus for correcting noise level

Info

Publication number
JPH03251779A
JPH03251779A JP9049949A JP4994990A JPH03251779A JP H03251779 A JPH03251779 A JP H03251779A JP 9049949 A JP9049949 A JP 9049949A JP 4994990 A JP4994990 A JP 4994990A JP H03251779 A JPH03251779 A JP H03251779A
Authority
JP
Japan
Prior art keywords
noise level
noise
pulse width
transmission pulse
correction value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP9049949A
Other languages
Japanese (ja)
Inventor
Akiyoshi Mizutani
明義 水谷
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Mitsubishi Electric Corp
Original Assignee
Mitsubishi Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Mitsubishi Electric Corp filed Critical Mitsubishi Electric Corp
Priority to JP9049949A priority Critical patent/JPH03251779A/en
Publication of JPH03251779A publication Critical patent/JPH03251779A/en
Pending legal-status Critical Current

Links

Landscapes

  • Radar Systems Or Details Thereof (AREA)

Abstract

PURPOSE:To always hold a constant noise level even when transmission pulse width is different by holding a noise level average value corresponding to transmission pulse width and using the same to calculate a noise level correction value. CONSTITUTION:During a noise level correcting period, a noise sampling circuit 1 performs the addition averaging of noise in matching relation to noise sampling timing. This average value is calculated at every transmission pulse width and held to data holding circuits 2a, 2b by transmission width. Subsequently, the noise level correction value corresponding to transmission pulse width is selected by a data change-over switch 3 and divided by a noise level reference value 5 to calculate a noise level correction value. This correction value is multiplied by a receiving signal by a multiplying circuit 6 and a noise level is kept constant.

Description

【発明の詳細な説明】 〔産業上の利用分野〕 この発明は、レーダ装置に関し、特にそのノイズレベル
補正装置に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a radar device, and particularly to a noise level correction device thereof.

〔従来の技術〕[Conventional technology]

第3図は従来用いられてきたノイズレベル補正装置の構
成図である0図において、1はノイズサンプル回路、4
はノイズサンプル回路1の出力とノイズレベル基準値5
とを除算することによりノイズレベル補正値を求める除
算回路、6は受信信号に補正値を乗することによりノイ
ズレベルを補正する乗算回路である。
Fig. 3 is a block diagram of a conventionally used noise level correction device. In Fig. 0, 1 is a noise sample circuit;
is the output of noise sample circuit 1 and the noise level reference value 5
A division circuit 6 calculates a noise level correction value by dividing the received signal, and a multiplication circuit 6 corrects the noise level by multiplying the received signal by the correction value.

次に動作について説明する。ノイズレベル補正期間中ノ
イズサンプル回路1はノイズサンプルタイミングに合わ
せノイズを加算平均する。これによりノイズレベル補正
期間中のノイズレヘル平均値を算出する。次いで除算回
路4において、ノイズレベルの平均値をノイズレベル基
準値5により除することによりノイズレベル補正値を算
出する。
Next, the operation will be explained. During the noise level correction period, the noise sampling circuit 1 adds and averages the noise in accordance with the noise sampling timing. Thereby, the noise level average value during the noise level correction period is calculated. Next, in the division circuit 4, the average value of the noise level is divided by the noise level reference value 5 to calculate a noise level correction value.

この補正値は、乗算回路6にて受信信号に乗ぜられ、ノ
イズレベルを補正する。
This correction value is multiplied by the received signal in the multiplication circuit 6 to correct the noise level.

〔発明が解決しようとする課題〕[Problem to be solved by the invention]

従来のノイズレベル補正装置は以上のように構成されて
いるので、第4図に示すような送信パルス幅に対応した
2種類のパルス圧縮用分散型遅延回路を持ったレーダに
おいては、送信パルス幅により受信する系が異なること
となり、このため、送信パルス幅によりノイズレベルが
変動する。従って、送信パルス幅側にノイズレベル補正
値を持たない従来のノイズレベル補正装置では、送信パ
ルスによるノイズレベルの変動を補正できないという問
題点があった。
Since the conventional noise level correction device is configured as described above, in a radar equipped with two types of distributed delay circuits for pulse compression corresponding to the transmission pulse width as shown in Fig. 4, the transmission pulse width Therefore, the receiving system is different, and therefore the noise level fluctuates depending on the transmission pulse width. Therefore, the conventional noise level correction device that does not have a noise level correction value on the transmission pulse width side has a problem in that it cannot correct noise level fluctuations due to the transmission pulse.

この発明は上記のような問題を解消するためなされたも
ので、パルス圧縮レーダにおいて送信パルス幅により受
信する系がかわり、ノイズレベルが変化しても常に一定
のノイズレベルに保つことのできるノイズレベル補正装
置を得ることを目的とする。
This invention was made to solve the above-mentioned problems, and it is possible to maintain a constant noise level even if the receiving system changes depending on the transmission pulse width in pulse compression radar and the noise level changes. The purpose is to obtain a correction device.

〔課題を解決するための手段〕[Means to solve the problem]

この発明に係るノイズレベル補正回路は、送信パルス幅
側にノイズレベル補正値を求め、この値を用いてノイズ
レベルの補正を行うようにしたものである。
The noise level correction circuit according to the present invention obtains a noise level correction value on the transmission pulse width side, and uses this value to correct the noise level.

〔作用〕[Effect]

この発明におけるノイズレベル補正回路は、上述のよう
に構成したので、レベルが変化しても常に一定のノイズ
レベルに保つ。
Since the noise level correction circuit according to the present invention is configured as described above, it always maintains a constant noise level even if the level changes.

〔実施例〕〔Example〕

以下、この発明の一実施例を図について説明する。第1
図は本発明の一実施例によるノイズレベル補正装置を示
し、図において、1はノイズサンプル回路、2a及び2
bはノイズサンプル回路lの出力を送信パルス幅側に保
持するデータ保持回路、3は送信パルス幅側に保持され
たノイズサンプルデータを切り換えるスイッチ、4はス
イッチ3の出力とノイズレベル基準値5とを除すること
によりノイズレベル補正値を求める除算回路、さらに6
は受信信号に補正値を乗する乗算回路である。
An embodiment of the present invention will be described below with reference to the drawings. 1st
The figure shows a noise level correction device according to an embodiment of the present invention, in which 1 is a noise sample circuit, 2a and 2
b is a data holding circuit that holds the output of the noise sample circuit l on the transmission pulse width side, 3 is a switch that switches the noise sample data held on the transmission pulse width side, and 4 is the output of the switch 3 and the noise level reference value 5. a division circuit that calculates a noise level correction value by dividing 6
is a multiplication circuit that multiplies the received signal by a correction value.

次に動作について説明する。ノイズレベル補正期間中、
ノイズサンプル回路1はノイズサンプルタイミングに合
わせ、ノイズの加算平均を行う。
Next, the operation will be explained. During the noise level correction period,
The noise sample circuit 1 averages the noise in accordance with the noise sample timing.

これによりノイズレベルの平均値を算出する。この平均
値は送信パルス幅毎に算出し、データ保持回路2a又は
2bにて送信パルス幅側に保持される。次にデータ切り
換えスイッチ3にて送信パルス幅に対応したノイズレベ
ル補正値が選択され、ノイズレベル基準値5により除す
ることによりノイズレベル補正値を算出する。この補正
値は、乗算回路6により受信信号に乗ぜられノイズレベ
ルを一定に保つ。
This calculates the average value of the noise level. This average value is calculated for each transmission pulse width and is held on the transmission pulse width side by the data holding circuit 2a or 2b. Next, the noise level correction value corresponding to the transmission pulse width is selected by the data changeover switch 3, and the noise level correction value is calculated by dividing by the noise level reference value 5. This correction value is multiplied by the received signal by the multiplier circuit 6 to keep the noise level constant.

なお、上記実施例では送信パルス幅が2種類あり、これ
に対応してデータ保持回路が、2つある場合を示したが
、送信パルス幅がn種類あり、これに対応してデータ保
持回路をn個設けた第2図のような構成にしてもよい。
Note that in the above embodiment, there are two types of transmission pulse widths, and there are two corresponding data holding circuits, but there are n types of transmission pulse widths, and there are corresponding data holding circuits. It is also possible to adopt a configuration as shown in FIG. 2 in which n pieces are provided.

第2図において、データ保持回路2が送信パルス幅に対
応してn個分設けであるので、送信パルス幅側にデータ
保持されたノイズ平均値をデータ切り換えスイッチ3に
て選択し、除算回路4にてノイズレベル補正値を算出す
ることができる。このため、上記第1の実施例と同様の
効果をより多くの送信パルス幅に対して得ることができ
る。
In FIG. 2, since n data holding circuits 2 are provided corresponding to the transmission pulse width, the noise average value whose data is held on the transmission pulse width side is selected by the data changeover switch 3, and the dividing circuit 4 The noise level correction value can be calculated using Therefore, the same effect as in the first embodiment can be obtained for more transmission pulse widths.

〔発明の効果〕〔Effect of the invention〕

以上のように、この発明によれば、送信パルス幅に対応
してノイズレベル平均値を保持し、これを用いてノイズ
レベル補正値を算出するようにしたので、パルス圧縮レ
ーダにおいて送信パルスが異なることにより、受信する
系が変化しノイズレベルが変動しても常に一定のノイズ
レベルに保つことのできるノイズレベル補正装置が得ら
れる効果がある。
As described above, according to the present invention, the noise level average value is held corresponding to the transmitted pulse width, and the noise level correction value is calculated using this, so that the transmitted pulse differs in the pulse compression radar. This has the effect of providing a noise level correction device that can always maintain a constant noise level even if the receiving system changes and the noise level fluctuates.

【図面の簡単な説明】[Brief explanation of drawings]

第1図はこの発明の一実施例によるノイズレベル補正装
置を示す図、第2図はこの発明の他の実施例を示すノイ
ズレベル補正装置の構成図、第3図は従来のノイズレベ
ル補正装置を示す図、第4図はこの発明の一実施例によ
るノイズレベル補正装置を用いたパルス圧縮レーダの構
成図である。 図において、1はノイズサンプル回路、2a〜2nはデ
ータ保持回路、3はデータ切り換えスイッチ、4は除算
回路、5はノイズレベル基準値、6は乗算回路、7a、
7bは分散型遅延回路、8はノイズレベル補正装置、9
a、9bは受信信号切り換えスイッチである。 なお図中同一符号は同−又は相当部分を示す。
FIG. 1 is a diagram showing a noise level correction device according to an embodiment of the present invention, FIG. 2 is a block diagram of a noise level correction device showing another embodiment of the invention, and FIG. 3 is a conventional noise level correction device. FIG. 4 is a block diagram of a pulse compression radar using a noise level correction device according to an embodiment of the present invention. In the figure, 1 is a noise sample circuit, 2a to 2n are data holding circuits, 3 is a data changeover switch, 4 is a division circuit, 5 is a noise level reference value, 6 is a multiplication circuit, 7a,
7b is a distributed delay circuit, 8 is a noise level correction device, 9
a and 9b are received signal changeover switches. Note that the same reference numerals in the figures indicate the same or equivalent parts.

Claims (2)

【特許請求の範囲】[Claims] (1)複数の送信パルス幅を持ったパルス圧縮レーダに
おいて、受信信号のノイズレベルを補正する装置であっ
て、 ノイズサンプルタイミングに合わせてノイズを加算・平
均するノイズサンプル回路と、 ノイズサンプル回路の出力を、送信パルス幅別に保持す
るデータ保持回路と、 保持されたデータを送信パルス幅に対応して選択するデ
ータ切り換えスイッチと、 選択されたデータをノイズレベルの基準値で除すること
によりノイズレベル補正値を算出する除算回路と、 補正値を用いノイズレベルを補正する乗算回路とを備え
たことを特徴とするノイズレベル補正装置。
(1) A device that corrects the noise level of the received signal in a pulse compression radar with multiple transmission pulse widths, which includes a noise sample circuit that adds and averages noise in accordance with the noise sample timing, and a noise sample circuit. A data holding circuit holds the output for each transmission pulse width, a data changeover switch selects the held data according to the transmission pulse width, and the noise level is determined by dividing the selected data by the noise level reference value. A noise level correction device comprising: a division circuit that calculates a correction value; and a multiplication circuit that uses the correction value to correct a noise level.
(2)複数のパルス幅を持ったパルス圧縮レーダにおい
て、 パルス幅に関係なく常にノイズレベルを一定に保つこと
を特徴とする請求項1記載のノイズレベル補正装置。
(2) The noise level correction device according to claim 1, wherein in a pulse compression radar having a plurality of pulse widths, the noise level is always kept constant regardless of the pulse width.
JP9049949A 1990-02-28 1990-02-28 Apparatus for correcting noise level Pending JPH03251779A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9049949A JPH03251779A (en) 1990-02-28 1990-02-28 Apparatus for correcting noise level

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9049949A JPH03251779A (en) 1990-02-28 1990-02-28 Apparatus for correcting noise level

Publications (1)

Publication Number Publication Date
JPH03251779A true JPH03251779A (en) 1991-11-11

Family

ID=12845283

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9049949A Pending JPH03251779A (en) 1990-02-28 1990-02-28 Apparatus for correcting noise level

Country Status (1)

Country Link
JP (1) JPH03251779A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011153959A (en) * 2010-01-28 2011-08-11 Japan Radio Co Ltd Radar signal processing device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011153959A (en) * 2010-01-28 2011-08-11 Japan Radio Co Ltd Radar signal processing device

Similar Documents

Publication Publication Date Title
US4918528A (en) Contour correction device
JPS63254841A (en) Optimum block polling system
SE9901335L (en) Computer terminal for radio communication
JP2993443B2 (en) Communication device
US4119910A (en) Method and apparatus for detecting whether phase difference between two signals is constant
KR850006837A (en) Color signal processing circuit
JPH03251779A (en) Apparatus for correcting noise level
JP2001244910A (en) Subcarrier frequency signal demodulator
JPH0320923B2 (en)
TW329065B (en) Radio receiver
US20080043862A1 (en) Receiving Apparatus and Receiving Method
JPH0642654B2 (en) Tau dither circuit
JP2001223667A (en) Guard correlation unit
JP2000201129A (en) Guard interval correlator and its correlation acquiring method
EE200000556A (en) Demodulator diagram
JP3614338B2 (en) Guard correlator
JP2001045084A (en) Detection system and detection circuit
SU1169189A1 (en) Device for reception of amplutude-phase-modulated signals
JP2648958B2 (en) Pulse insertion circuit
SU681567A2 (en) Group synchronization arrangement for phase modulation channels
SU565408A1 (en) Relative phase manipulations signals receiver
SU1663780A1 (en) Frequency detector
JPS62224182A (en) Automatic color control circuit
JPS6076808A (en) Clock shaping circuit
JP2001285246A (en) Carrier frequency error detection circuit