JPH03224336A - Output waveform controller - Google Patents

Output waveform controller

Info

Publication number
JPH03224336A
JPH03224336A JP2017718A JP1771890A JPH03224336A JP H03224336 A JPH03224336 A JP H03224336A JP 2017718 A JP2017718 A JP 2017718A JP 1771890 A JP1771890 A JP 1771890A JP H03224336 A JPH03224336 A JP H03224336A
Authority
JP
Japan
Prior art keywords
waveform
signal
output
circuit
reference signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2017718A
Other languages
Japanese (ja)
Other versions
JP2646781B2 (en
Inventor
Tsugio Hori
堀 次男
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP1771890A priority Critical patent/JP2646781B2/en
Priority to CA002035203A priority patent/CA2035203C/en
Priority to EP91101198A priority patent/EP0440186B1/en
Priority to AU70112/91A priority patent/AU637185B2/en
Priority to US07/648,689 priority patent/US5152008A/en
Priority to DE69115512T priority patent/DE69115512T2/en
Publication of JPH03224336A publication Critical patent/JPH03224336A/en
Application granted granted Critical
Publication of JP2646781B2 publication Critical patent/JP2646781B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PURPOSE:To obtain a complicated waveform at a reference signal generating means with simple constitution by generating a reference signal through the alternate use of two reference signal generating circuits and using a waveform synthesis circuit to select a component of a high level and filtering the synthesized waveform with a filter circuit. CONSTITUTION:First and second reference signal generating circuits 8, 9 generate a reference waveform according to a signal from a transmission start control circuit 11 and input it to a waveform synthesis circuit 7. The waveform synthesis circuit 7 selects and outputs one of two inputted reference waveforms which is higher. The outputted waveform is filtered by a filter circuit 6 to be a smoothed waveform. On the other hand, the output waveform of an amplifier 3 is detected by a detection circuit 5 and its detection signal and an output signal of the filter circuit 6 are compared by a comparator circuit 4. Thus, even when an output level is changed at each transmission start signal, the output waveform of the amplifier 3 becomes a waveform having a smooth rising and falling and the spread of the spectrum is suppressed.

Description

【発明の詳細な説明】 [産業上の利用分野コ 本発明は、TDMA通信方式(時分割多重通信方式)に
使用される送信機に関するもので、特に出ノj波形の制
御に関するものである。
DETAILED DESCRIPTION OF THE INVENTION [Field of Industrial Application] The present invention relates to a transmitter used in a TDMA communication system (time division multiplex communication system), and particularly to control of an output j waveform.

[従来の技術] TDMA通信方式において1通信機の出力を11−スト
状にスイッチングすることによって、スペクトラムの拡
がりか生し、他の送信チャネル或いは自局の受信チャネ
ルに悪影響を及ぼす。そこでこれを防ぐ為には、出力信
号の立上り、立下りの波形がなめらかになるように制御
する必要がある。
[Prior Art] In the TDMA communication system, switching the output of one communication device in an 11-st pattern causes spectrum expansion, which adversely affects other transmission channels or the reception channel of the own station. Therefore, in order to prevent this, it is necessary to control the output signal so that the rising and falling waveforms are smooth.

第2図は従来装置における出力波形の制御を行う回路の
構成を示す図である。送信機の入力端子1に送信起動信
号が入力されると、出力レベル制御信号で制御される基
準信号発生回路14から第3図に示すようななめらかな
立上り、立下り波形をもつ基準信号が発生する。一方入
力端子1から入力された送信起動信号は増幅器3で増幅
され検波回路5で検波される。そしてこの検波信号と前
述の基準信号か比較回路4で比較され、誤差信号として
出力される。この誤差信号は増幅器3に入力され、その
出力を制御する。このようにして。
FIG. 2 is a diagram showing the configuration of a circuit that controls the output waveform in a conventional device. When a transmission activation signal is input to the input terminal 1 of the transmitter, a reference signal having smooth rising and falling waveforms as shown in Fig. 3 is generated from the reference signal generation circuit 14 controlled by the output level control signal. do. On the other hand, a transmission activation signal inputted from input terminal 1 is amplified by amplifier 3 and detected by detection circuit 5. This detected signal is then compared with the aforementioned reference signal in the comparator circuit 4, and outputted as an error signal. This error signal is input to amplifier 3 and controls its output. In this way.

増幅器3の出力波形は、基準信号と相似となるよう制御
され、なめらかな立上り、立下りをもつ波形となってい
た。
The output waveform of the amplifier 3 was controlled to be similar to the reference signal, and had smooth rises and falls.

[発明か解決しようとする課題] しかしながら従来の出力波形制御回路では、送信起動信
号毎に出力レベルを変化させた場合、基準信号発生回路
14からは基準信号として第4図のような複雑な波形を
発生させる必要があり、基準信号発生回路14が非常に
複雑になるという欠点かあった。
[Problem to be solved by the invention] However, in the conventional output waveform control circuit, when the output level is changed for each transmission activation signal, the reference signal generation circuit 14 generates a complex waveform as a reference signal as shown in FIG. This has the disadvantage that the reference signal generating circuit 14 becomes very complicated.

従って本発明は基準信号発生回路が簡単な構成で済む出
力波形制御回路を得ようとするものである。
Therefore, the present invention seeks to provide an output waveform control circuit in which the reference signal generation circuit can be constructed simply.

[課題を解決するための手段] 本発明によれば、駆動信号によりゲインが変化する増幅
器と、この増幅器の出力と装置出力の波形を制御するた
めの基準信号を比較して両信号の誤差信号を前記駆動信
号として出力する比較回路とを備えた出力波形制御装置
に於いて、複数の基本波形を合成し上記の基準信号とし
て出力する波形合成手段を設けて成る事を特徴とする出
力波形制御装置が得られる。
[Means for Solving the Problems] According to the present invention, an amplifier whose gain changes depending on a drive signal and a reference signal for controlling the waveform of the output of this amplifier and the device output are compared and an error signal of both signals is determined. and a comparator circuit that outputs the drive signal as the drive signal, the output waveform control device comprising a waveform synthesis means that synthesizes a plurality of fundamental waveforms and outputs the signal as the reference signal. A device is obtained.

又1本発明によれば2上記の出力波形制御装置において
、前述の波形合成手段が上記複数の基準波形のうちレベ
ルの最も高いレベルを選択して出力する波形合成手段で
あることを特徴とする出力波形制御装置が得られる。。
According to the present invention, the above-mentioned output waveform control device is characterized in that the above-mentioned waveform synthesis means is a waveform synthesis means that selects and outputs the highest level among the plurality of reference waveforms. An output waveform control device is obtained. .

更に本発明によれば、複数の基本波形を発生する手段が
、出力レベル制御信号により関連してレベル制御され又
送信起動信号により関連して起動制御されて複数の基本
波形を個別に出力する複数の基本波形発生回路から成る
ことを特徴とする出力波形制御装置が得られる。
Further, according to the present invention, the means for generating a plurality of fundamental waveforms is connected to a plurality of means for individually outputting a plurality of fundamental waveforms whose level is controlled by an output level control signal and whose activation is controlled by a transmission activation signal. There is obtained an output waveform control device characterized in that it consists of a basic waveform generation circuit.

[実施例コ 次に本発明の実施例を第1図を用いて説明する。[Example code] Next, an embodiment of the present invention will be described with reference to FIG.

第5図(a)のような送信起動信号か端子13から送信
起動制御回路11に入力されると、送信起動制御回路1
1からは、第1の基準信号発生回路8と第2の基準信号
発生回路9に、第5図(b)と第5図(C)に示すよう
な信号が交互に与えられる。
When a transmission activation signal as shown in FIG. 5(a) is input to the transmission activation control circuit 11 from the terminal 13, the transmission activation control circuit 1
1, signals as shown in FIGS. 5(b) and 5(c) are alternately applied to the first reference signal generating circuit 8 and the second reference signal generating circuit 9.

第1と第2の基準信号発生回路8と9では、送信起動制
御回路11からの信号に従って第5図(d)、第5図(
e)に示されるような基準波形を発生する。このときの
基準波形のレベルは、増幅器3の出力レベルが所望の値
となるように制御回路10によって制御される。第1と
第2の基準信号発生回路8.9からの基準波形は、共に
波形合成回路7に人力される。
The first and second reference signal generation circuits 8 and 9 follow the signal from the transmission activation control circuit 11 as shown in FIGS.
Generate a reference waveform as shown in e). The level of the reference waveform at this time is controlled by the control circuit 10 so that the output level of the amplifier 3 becomes a desired value. The reference waveforms from the first and second reference signal generation circuits 8.9 are both input to the waveform synthesis circuit 7.

波形合成回路7ては、入力した2つの基準波形のうちレ
ベルの高い方を選択して出力するので。
The waveform synthesis circuit 7 selects and outputs the higher level of the two input reference waveforms.

第5図(f)に示すような合成波形が出力される。A composite waveform as shown in FIG. 5(f) is output.

この出力波形は濾波回路6によって濾波され、第5図(
g)に示すようななめらかな波形となる。
This output waveform is filtered by the filter circuit 6 and is shown in FIG.
The result is a smooth waveform as shown in g).

−力増幅器3の出力波形は検波回路5で検波され、その
検波信号と濾波回路6の第5図(g)に示すような出力
信号が比較回路4で比較される。
- The output waveform of the power amplifier 3 is detected by the detection circuit 5, and the detected signal and the output signal of the filter circuit 6 as shown in FIG. 5(g) are compared by the comparison circuit 4.

比較回路4から出力される信号は誤差信号として増幅器
3に与えられ、その出力を制御する。このようにして、
増幅器3の出力波形は、濾波回路6から発生される第5
図(g)に示すような信号と相似となるように制御され
、送信起動信号ごとに出力レベルを変化させても増幅器
3の出力波形はなめらかな立上り、立下りをもつ波形と
なり。
The signal output from the comparator circuit 4 is given to the amplifier 3 as an error signal to control its output. In this way,
The output waveform of the amplifier 3 is the fifth waveform generated from the filter circuit 6.
The output waveform of the amplifier 3 is controlled to be similar to the signal shown in Figure (g), and even if the output level is changed for each transmission activation signal, the output waveform of the amplifier 3 will be a waveform with smooth rises and falls.

スペクトラムの拡がりを抑えることができる。It is possible to suppress the spread of the spectrum.

上記の実施例では基準波形として2つの波形を用いたが
、3つ又はそれ以上の数の基準波形発生回路を用いるこ
とができる。しかし基準波形の数が多くなると制御系が
複雑になるので、実用的には2つ又は3つ程度が好まし
い。
Although two waveforms were used as reference waveforms in the above embodiment, three or more reference waveform generation circuits may be used. However, as the number of reference waveforms increases, the control system becomes complicated, so it is practically preferable to use two or three reference waveforms.

[発明の効果] 以上説明したように1本発明は2つの基準信号発生回路
8,9を交互に使って基準信号を発生させ、波形合成回
路7により高いレベルの成分を選択して合成した波形を
濾波回路6により濾波することにより、簡単な構成の基
準信号発生手段で複雑な波形を得ることができるという
効果があり。
[Effects of the Invention] As explained above, in the present invention, the two reference signal generation circuits 8 and 9 are used alternately to generate a reference signal, and the waveform synthesis circuit 7 selects and synthesizes a high-level component to generate a waveform. By filtering the signal using the filter circuit 6, there is an effect that a complex waveform can be obtained with a reference signal generating means having a simple configuration.

第1図のような回路に使うことにより、スペクトラムの
拡がりを抑えることができる。
By using it in a circuit like the one shown in Figure 1, it is possible to suppress the spread of the spectrum.

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本発明の一実施例の構成を示す図、第2図は従
来例の構成を示す図、第3図は従来例における基準信号
発生回路14の出力波形を示す図。 第4図は送信起動信号ごとに出力レベルを変化させた場
合に必要となる基準信号波形図、第5図(a)〜(g)
は各種の信号の波形を示す図であり、(a)は送信起動
信号、(b)は第1の基準信号発生回路8の入力信号、
(C)は第2の基準信号発生回路9の入力信号、(d)
は第1の基準信号発生回路8の出力信号、(e)は第2
の基準信号発生回路9の出力信号、(f)は波形合成回
路7の出力信号、(g)は濾波回路6の出力信号をそれ
ぞれあられしている。 記号の説明:1は人力信号端子、2は出力信号端子、3
は増幅器、4は比較回路、5は検波回路。 6は濾波回路、7は波形合成回路、8は第1の基準波形
発生回路、9は第2の基準波形発生回路。 10は制御回路、11は送信起動制御回路、12は出力
レベル制御信号入力端子、13は送信起動信号入力端子
をそれぞれ表している。 第3図 第5図
FIG. 1 is a diagram showing the configuration of an embodiment of the present invention, FIG. 2 is a diagram showing the configuration of a conventional example, and FIG. 3 is a diagram showing an output waveform of a reference signal generation circuit 14 in the conventional example. Figure 4 is a reference signal waveform diagram required when changing the output level for each transmission activation signal, and Figures 5 (a) to (g).
are diagrams showing waveforms of various signals, in which (a) is a transmission activation signal, (b) is an input signal of the first reference signal generation circuit 8,
(C) is the input signal of the second reference signal generation circuit 9, (d)
is the output signal of the first reference signal generation circuit 8, and (e) is the output signal of the second reference signal generation circuit 8.
(f) shows the output signal of the waveform synthesis circuit 7, and (g) shows the output signal of the filter circuit 6. Symbol explanation: 1 is human power signal terminal, 2 is output signal terminal, 3
is an amplifier, 4 is a comparison circuit, and 5 is a detection circuit. 6 is a filter circuit, 7 is a waveform synthesis circuit, 8 is a first reference waveform generation circuit, and 9 is a second reference waveform generation circuit. 10 is a control circuit, 11 is a transmission activation control circuit, 12 is an output level control signal input terminal, and 13 is a transmission activation signal input terminal. Figure 3 Figure 5

Claims (3)

【特許請求の範囲】[Claims] (1)駆動信号によりゲインが変化する増幅器と、この
増幅器の出力と装置出力の波形を制御するための基準信
号を比較して両信号の誤差信号を前記駆動信号として出
力する比較回路とを備えた出力波形制御装置に於いて、
複数の基本波形を合成し前記基準信号として出力する波
形合成手段を設けて成る事を特徴とする出力波形制御装
置。
(1) It includes an amplifier whose gain changes depending on the drive signal, and a comparison circuit that compares the output of this amplifier with a reference signal for controlling the waveform of the device output and outputs an error signal between both signals as the drive signal. In the output waveform control device,
An output waveform control device comprising a waveform synthesis means for synthesizing a plurality of basic waveforms and outputting the synthesized signal as the reference signal.
(2)前記波形合成手段が前記複数の基準波形のうちレ
ベルの最も高いレベルを選択して出力する波形合成手段
であることを特徴とする特許請求の範囲第(1)項の出
力波形制御装置。
(2) The output waveform control device according to claim (1), wherein the waveform synthesizing means is a waveform synthesizing means that selects and outputs the highest level among the plurality of reference waveforms. .
(3)前記複数の基本波形を発生する手段が、出力レベ
ル制御信号により関連してレベル制御され又送信起動信
号により関連して起動制御されて前記複数の基本波形を
個別に出力する複数の基本波形発生回路から成ることを
特徴とする特許請求の範囲第(1)項および第(2)項
の出力波形制御装置。
(3) A plurality of basic waveforms in which the means for generating the plurality of basic waveforms is related in level controlled by an output level control signal and related in start-up control by a transmission activation signal, and outputs the plurality of basic waveforms individually. An output waveform control device according to claims (1) and (2), characterized in that it comprises a waveform generation circuit.
JP1771890A 1990-01-30 1990-01-30 Output waveform control device Expired - Lifetime JP2646781B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP1771890A JP2646781B2 (en) 1990-01-30 1990-01-30 Output waveform control device
CA002035203A CA2035203C (en) 1990-01-30 1991-01-29 Signal control apparatus capable of readily changing an apparatus output signal
EP91101198A EP0440186B1 (en) 1990-01-30 1991-01-30 Signal control apparatus capable of readily changing an apparatus output signal
AU70112/91A AU637185B2 (en) 1990-01-30 1991-01-30 Signal control apparatus capable of readily changing an apparatus output signal
US07/648,689 US5152008A (en) 1990-01-30 1991-01-30 Signal control apparatus capable of readily changing an apparatus output signal
DE69115512T DE69115512T2 (en) 1990-01-30 1991-01-30 Signal controller for easily changing a device output signal

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1771890A JP2646781B2 (en) 1990-01-30 1990-01-30 Output waveform control device

Publications (2)

Publication Number Publication Date
JPH03224336A true JPH03224336A (en) 1991-10-03
JP2646781B2 JP2646781B2 (en) 1997-08-27

Family

ID=11951533

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1771890A Expired - Lifetime JP2646781B2 (en) 1990-01-30 1990-01-30 Output waveform control device

Country Status (1)

Country Link
JP (1) JP2646781B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001076114A1 (en) * 2000-03-30 2001-10-11 Mitsubishi Denki Kabushiki Kaisha Signal processor for multiplex communication system and signal processing method therefor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63196111A (en) * 1987-01-23 1988-08-15 ドイチエ・トムソン―ブラント・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング Method and circuit device for generating voltage with triangular curve progress
JPH01208914A (en) * 1988-02-17 1989-08-22 Kokusai Electric Co Ltd Phase continuous type transmission power control circuit

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63196111A (en) * 1987-01-23 1988-08-15 ドイチエ・トムソン―ブラント・ゲゼルシヤフト・ミツト・ベシユレンクテル・ハフツング Method and circuit device for generating voltage with triangular curve progress
JPH01208914A (en) * 1988-02-17 1989-08-22 Kokusai Electric Co Ltd Phase continuous type transmission power control circuit

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2001076114A1 (en) * 2000-03-30 2001-10-11 Mitsubishi Denki Kabushiki Kaisha Signal processor for multiplex communication system and signal processing method therefor
US6982972B1 (en) 2000-03-30 2006-01-03 Mitsubishi Denki Kabushiki Kaisha Signal processor in multiplex communication system utilizing a changeover signal indicating a change in gain of the transmission signal and the signal processing method for the system

Also Published As

Publication number Publication date
JP2646781B2 (en) 1997-08-27

Similar Documents

Publication Publication Date Title
JPS6397033A (en) Synchronizing pulse generation circuit for spread spectrum communication system
JPH0766686A (en) Method and equipment for digital sampling rate transformation
KR970031450A (en) Frequency Converter and Radio Receiver Using the Same
KR960012737A (en) Phase Locked Circuit (PLL) System Clock Generators that Instantly Shift Clock Frequency
JP2887987B2 (en) Digital modulation circuit
JPH03224336A (en) Output waveform controller
JPH10285139A (en) Radio communication system by spread spectrum processing
JPH07154900A (en) Circuit for stereo signal transformation and method of operation of is circuit
JP3758849B2 (en) Data converter
JP3147357B2 (en) Output waveform control circuit
JPH10271357A (en) Dynamic focus circuit
JP3379668B2 (en) Analog signal adding apparatus and facsimile apparatus using the same
JP2000261820A5 (en)
JP2597751B2 (en) Voice conversion communication device
JP2001223568A (en) Pulse generating device
KR20010002765A (en) Apparatus for generating a signal using a memory
JPH114123A (en) Method for adjusting ford forward amplifier
JPS6041332A (en) Equalizing circuit of transmission line
JPH01152985A (en) Drive/control circuit for dc motor
KR100299248B1 (en) Alarm circuit
JPH0326016A (en) Pulse width modulation circuit
JPH0685896A (en) Semiconductor integrated circuit
JPH0918343A (en) Da conversion circuit
JPS6157130A (en) Digital/analog converting circuit
JPH11154898A (en) Satellite communication hearth station

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090509

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100509

Year of fee payment: 13

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100509

Year of fee payment: 13