JPH03194681A - Ic card - Google Patents
Ic cardInfo
- Publication number
- JPH03194681A JPH03194681A JP1333915A JP33391589A JPH03194681A JP H03194681 A JPH03194681 A JP H03194681A JP 1333915 A JP1333915 A JP 1333915A JP 33391589 A JP33391589 A JP 33391589A JP H03194681 A JPH03194681 A JP H03194681A
- Authority
- JP
- Japan
- Prior art keywords
- switch
- card
- connector
- semiconductor element
- voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims abstract description 15
- 238000010586 diagram Methods 0.000 description 7
Abstract
Description
【発明の詳細な説明】
〔産業上の利用分野〕
この発明は３値レペ〃の入力レベルが印加可能な半導体
素子を内蔵する工０カードに関するものである。DETAILED DESCRIPTION OF THE INVENTION [Industrial Field of Application] The present invention relates to an industrial card having a built-in semiconductor element to which a ternary input level can be applied.
１３図は３値レベルの入力レベルが印加可能な半導体素
子を内蔵する従来のＩＣカードの回路グロック図を示す
０図中、（１）はコネクタ、（２）は３値レベＡＩＤλ
カレペμが印加可能な半導体素子で。Figure 13 shows a circuit block diagram of a conventional IC card that has a built-in semiconductor element that can apply three-level input levels.In Figure 1, (1) is the connector, and (2) is the three-level AIDλ.
A semiconductor device to which Kalepe μ can be applied.
電源端子（７）、入出力像＠−線群（８）、グランド端
子（９）。Power supply terminal (7), input/output image@-line group (8), ground terminal (9).
３値レベルの入カレベμが印加可能な端子（３）はそれ
ぞれコネクタ（１）に直結されている。Terminals (3) to which a three-level input level μ can be applied are each directly connected to a connector (1).
半導体素子（２）は端子（３）の電圧が第１および第２
レベμの閲（例えばＯｖ〜５ｖ）！ｌｃあるときは１通
常の動作（メモリの場合はメモリの読み出し、書き込み
）が行なわれる。端子（３）の電位が第１および第２レ
ベ〃の範囲外となシ第３のレペμ（例えば１２．５Ｖ）
が印加されると、半導体素子（２）は特別なモード（例
えばメモリの内容の一括消去）となる。The semiconductor element (2) has a terminal (3) whose voltage is the first and second voltage.
Check the level μ (eg Ov ~ 5v)! When lc exists, one normal operation (memory reading and writing in the case of memory) is performed. If the potential of terminal (3) is outside the range of the first and second levels, the third level μ (for example, 12.5V)
When is applied, the semiconductor element (2) enters a special mode (for example, erasing the contents of the memory all at once).
従来の工０カードは以上のようＫＩＩ成されていたので
、ＩＣカードが挿入されるシステム側は特別なモードを
使用するためＫは、３筐レベルを出力する回路構成とす
る必要があ９．回路が複雑高価になるという問題点があ
った。Since the conventional 0 card was configured as a KII as described above, the system into which the IC card is inserted uses a special mode, so the K needs to have a circuit configuration that outputs the 3-box level.9. There was a problem that the circuit was complicated and expensive.
この発明は上記のような問題点を解決するためＫなされ
たもので、システム側の回路を複雑にすることなく、Ｉ
Ｃカードの特別なモードが使用できるように構成された
工０カードを得ることを目的とする。This invention was made in order to solve the above-mentioned problems.
The purpose is to obtain a work 0 card configured so that a special mode of the C card can be used.
この発明に係るＩＣカードは、コネクタと半導体素子の
間にスイッチを設け、コネクタより印加される電圧を選
択して、半導体素子に伝達し、ＩＣカードを特別なモー
ドに制御し得るようＫしたものである。The IC card according to the present invention has a switch provided between the connector and the semiconductor element so that the voltage applied from the connector can be selected and transmitted to the semiconductor element to control the IC card in a special mode. It is.
この発明におけるスイッチは、コネクタに印加される電
圧を選択し内蔵された半導体素子に伝達する。The switch in this invention selects the voltage applied to the connector and transmits it to the built-in semiconductor element.
以下、この発明の一実施例を図について説明する。ＩＫ
Ｉ図において、（４）はスイッチ、（５）は＠ｌおよび
第２のレベルの電圧が印加される悄号１１、（６）は第
３のレベルが印加される信号線であり、他の符号は前記
は従来のものと同一でその説明は省略する。An embodiment of the present invention will be described below with reference to the drawings. IK
In the I diagram, (4) is a switch, (5) is the signal line 11 to which @l and the second level voltage is applied, and (6) is the signal line to which the third level voltage is applied, and other The reference numerals are the same as those of the conventional one, and the explanation thereof will be omitted.
このような構成の工Ｃカードを通常のモードとして使用
するためＫは、スイッチ（４）を信号線（５）の側に倒
し、第１および＠２のレベルの電圧を印加すれば良い。In order to use the C card with such a configuration in the normal mode, K should simply move the switch (4) to the signal line (5) side and apply voltages at the first and @2 levels.
一方、特別なモードとして使用するためＫは、スイッチ
（４）を信号線（６）の側に倒し、第３のレベルの電圧
を印加すれば良い。On the other hand, in order to use K as a special mode, it is sufficient to turn the switch (4) to the signal line (6) side and apply a third level voltage.
なお、上記実施例ではスイッチ（４）は機械的スイッチ
の場合で説明したが、電気的スイッチでもよく、その場
合はｗｔ２図のように、４１１械的スイツチαＯの出力
信号０をもって電気的スイッチ卿が制御される。In the above embodiment, the switch (4) was explained as a mechanical switch, but it may also be an electrical switch. In that case, as shown in the wt2 diagram, the output signal 0 of the 411 mechanical switch αO is used to switch the electrical switch. is controlled.
以上のようＫこの発明によれば、コネクタと半導体素子
のｌ５ｆｌＫスイツチを設け、コネクタより印加される
２種類の信号（躯ｌと第２の範囲内の信号とそれを越え
た第３の信号）を選択して、半導体素子に伝達するよう
にしたので、システム側の回路構成を複雑化させること
なくＩＣカードを特別なモードで使用することが可能と
なる。As described above, according to this invention, a connector and a semiconductor element l5flK switch are provided, and two types of signals are applied from the connector (a signal within the second range and a third signal beyond the second range). Since the information is selected and transmitted to the semiconductor element, it is possible to use the IC card in a special mode without complicating the circuit configuration on the system side.
５ｌｌｃ１図は仁の発明の一実施例による工０カードの
回路ブロック図、−２図はこの発明の他の実施例を示す
ＩＣカードの回路ブロック図、第３ｒＩｔＪは従来の工
０カードの回路ブロック図を示す。
図中、（１）はコネクタ、（２）は３値レベルの入力レ
ベルが印加可能な半導体素子、 （４） 、αＯ１−υ
はスイッチである。
尚１図中、同−符号は同一、ｔたは相当部分を示す。Figure 5llc1 is a circuit block diagram of an IC card according to one embodiment of Hitoshi's invention, Figure -2 is a circuit block diagram of an IC card showing another embodiment of this invention, and Figure 3 is a circuit block diagram of a conventional IC card. Show the diagram. In the figure, (1) is a connector, (2) is a semiconductor element that can apply ternary input levels, (4), αO1-υ
is a switch. In Figure 1, the same reference numerals indicate the same, t, or equivalent parts.
Claims (1)
蔵するＩＣカードにおいて、上記印加端子にスイツチを
接続し、コネクタより印加される電圧を選択可能とした
ことを特徴とするＩＣカード。An IC card having a built-in semiconductor element capable of applying three-level input levels, characterized in that a switch is connected to the application terminal to enable selection of the voltage applied from the connector.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1333915A JPH03194681A (en) | 1989-12-22 | 1989-12-22 | Ic card |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1333915A JPH03194681A (en) | 1989-12-22 | 1989-12-22 | Ic card |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH03194681A true JPH03194681A (en) | 1991-08-26 |
Family
ID=18271387
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1333915A Pending JPH03194681A (en) | 1989-12-22 | 1989-12-22 | Ic card |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH03194681A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0557934A2 (en) * | 1992-02-24 | 1993-09-01 | Angewandte Digital Elektronik GmbH | Chip card with external safety switch |
-
1989
- 1989-12-22 JP JP1333915A patent/JPH03194681A/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0557934A2 (en) * | 1992-02-24 | 1993-09-01 | Angewandte Digital Elektronik GmbH | Chip card with external safety switch |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5450365A (en) | Memory card control device | |
| US5382839A (en) | Power supply control circuit for use in IC memory card | |
| EP0715199A3 (en) | Spatial light modulators | |
| KR950027821A (en) | Reference potential generator and semiconductor memory device provided with it | |
| CA2398601A1 (en) | Method and circuit for providing interface signals between integrated circuits | |
| KR910015057A (en) | Semiconductor integrated circuit | |
| US5426432A (en) | IC card | |
| EP0186051A3 (en) | Integrated semiconductor memory | |
| JPH03194681A (en) | Ic card | |
| US5436862A (en) | IC card including multiple connectors providing memory write production | |
| ATE67892T1 (en) | INTEGRATED SEMICONDUCTOR MEMORY. | |
| JPH08250986A (en) | Pulse voltage doubler circuit | |
| EP0617429A3 (en) | Semiconductor memory device having test circuit. | |
| JPS63205890A (en) | Semiconductor memory device | |
| US5559731A (en) | IC card | |
| KR930013973A (en) | Cursor Processing Circuit | |
| KR890004361Y1 (en) | Control circuit of dram choice | |
| JPS6211955A (en) | Interface switching system | |
| MY127438A (en) | Electronic device, unit using the same, and system. | |
| KR960016687A (en) | Data processing systems | |
| JPH01236389A (en) | Memory card | |
| JPH02185798A (en) | Read-out circuit for memory | |
| TW364271B (en) | Memory circuit | |
| JPH023834A (en) | Micro computer system | |
| JPS61248298A (en) | Prom circuit |