JPH031746B2 - - Google Patents

Info

Publication number
JPH031746B2
JPH031746B2 JP58002715A JP271583A JPH031746B2 JP H031746 B2 JPH031746 B2 JP H031746B2 JP 58002715 A JP58002715 A JP 58002715A JP 271583 A JP271583 A JP 271583A JP H031746 B2 JPH031746 B2 JP H031746B2
Authority
JP
Japan
Prior art keywords
disk
edge
clock
phase
minimum
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58002715A
Other languages
Japanese (ja)
Other versions
JPS59127270A (en
Inventor
Yoshihiko Shiozaki
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Akai Electric Co Ltd
Original Assignee
Akai Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Akai Electric Co Ltd filed Critical Akai Electric Co Ltd
Priority to JP271583A priority Critical patent/JPS59127270A/en
Publication of JPS59127270A publication Critical patent/JPS59127270A/en
Publication of JPH031746B2 publication Critical patent/JPH031746B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B19/00Driving, starting, stopping record carriers not specifically of filamentary or web form, or of supports therefor; Control thereof; Control of operating function ; Driving both disc and head
    • G11B19/20Driving; Starting; Stopping; Control thereof
    • G11B19/24Arrangements for providing constant relative speed between record carrier and head

Landscapes

  • Rotational Drive Of Disk (AREA)

Description

【発明の詳細な説明】 本発明は、デイスク再生装置に関し、デイスク
回転数を、線速度が一定になるように制御するも
のである。
DETAILED DESCRIPTION OF THE INVENTION The present invention relates to a disc playback device, and is for controlling the number of disc rotations so that the linear velocity is constant.

一般に、デジタル・オーデイオ・デイスク(以
下DADと略記)において、デイスク回転数を線
速度一定(CLV:constant linear velocity)と
なるように制御しようとした場合、デイスク再生
位置(デイスク回転中心からの距離)を位置セン
サにより検出し、この情報をもとにデイスク回転
数制御を行なうことが考えられる。他には、デイ
スクからの再生信号を基に制御することが考えら
れる。
Generally, in a digital audio disk (hereinafter abbreviated as DAD), when trying to control the disk rotation speed to a constant linear velocity (CLV), the disk playback position (distance from the center of disk rotation) It is conceivable to detect this information using a position sensor and control the disk rotation speed based on this information. Another possibility is to perform control based on the reproduction signal from the disk.

デイスクに記録されている信号はNRZ−
(情報が“”の時反転)変調されており、その
再生同期クロツクは、信号反転時のエツヂを用い
て再生することができる。ここで、そのエツヂの
間隔は、再生同期クロツクのNminクロツク以
上、Nnaxクロツク以下の範囲にある。
The signal recorded on the disk is NRZ−
(Inverted when the information is "") is modulated, and the reproduction synchronization clock can be reproduced using the edge when the signal is inverted. Here, the interval between the edges is in the range from Nmin clock to Nnax clock of the reproduction synchronization clock.

本発明は、デジタル・オーデイオ・デイスク・
プレーヤにおけるデイスク回転数制御及び、再生
同期クロツク生成に関するものであり、前記最
小、最大エツヂ長Nnio,Nnaxを、再生同期クロ
ツクを用いてカウントして、Nnioクロツクより、
はやく次のエツヂが来た場合、及びNnaxクロツ
クより長いエツヂ間隔であつた場合を検出し、こ
れによつて、再生同期クロツク及び、デイスク回
転数制御を行なうものである。
The present invention is a digital audio disk.
This relates to disk rotation speed control in the player and reproduction synchronization clock generation, and the minimum and maximum edge lengths N nio and N nax are counted using the reproduction synchronization clock, and from the N nio clock,
It detects when the next edge arrives quickly or when the edge interval is longer than the Nnax clock, and based on this, the reproduction synchronization clock and disk rotation speed are controlled.

以下、図について本発明の一実施例を説明す
る。
An embodiment of the present invention will be described below with reference to the drawings.

図において、1は再生するデイスクを、2はデ
イスクから信号を読み出すピツクアツプを、3は
ピツクアツプ2で読み出した信号のエツヂ部分を
取り出すエツヂ検出器。4,5,6はそれぞれ位
相比較器、チヤージポンプとローパスフイルタ、
電圧制御発振器VCであり、これらにより位相
同期ループ14、PLLが構成されている。7,
8はそれぞれ最小パルス長検出器及び最大パルス
長検出器であり、エツヂ検出器3よりのエツヂ間
隔を電圧制御発振器6のクロツクと比較して、
Nnioより短いか、Nnaxより長いかを検し、チヤ
ージポンプ5のための誤差信号を生成する。1
0,11は上記1〜8によつて生成された再生同
期クロツクを位相−電圧変換(基準クロツク発振
器9と比較する)、速度−電圧変換する変換器で
ある。12はモータ駆動回路、13はモータを示
す。
In the figure, 1 is a disk to be reproduced, 2 is a pickup for reading signals from the disk, and 3 is an edge detector for extracting the edge portion of the signal read by the pickup 2. 4, 5, and 6 are phase comparators, charge pumps, and low-pass filters, respectively.
A voltage controlled oscillator VC constitutes a phase locked loop 14 and a PLL. 7,
8 are a minimum pulse length detector and a maximum pulse length detector, respectively, and the edge interval from the edge detector 3 is compared with the clock of the voltage controlled oscillator 6.
It is detected whether it is shorter than N nio or longer than N nax , and an error signal for the charge pump 5 is generated. 1
Converters 0 and 11 perform phase-to-voltage conversion (compared with reference clock oscillator 9) and speed-to-voltage conversion for the regenerated synchronized clocks generated by 1 to 8 above. 12 is a motor drive circuit, and 13 is a motor.

このシステムが同期状態では、エツヂ検出器3
よりのパルス列は、その間隔がNnio以上Nnax
下で、上記検出器7,8よりの誤差信号は出ず、
位相同期ループ14により、パルス列に同期した
クロツクが生成される。この状態での再生同期ク
ロツクは、基準クロツク発振器9の基準クロツク
とも同期しており、系は平衡している。
When this system is in a synchronized state, the edge detector 3
The pulse train has an interval of N nio or more and N nax or less, and no error signal is output from the detectors 7 and 8.
A phase-locked loop 14 generates a clock synchronized with the pulse train. In this state, the regenerated synchronization clock is also synchronized with the reference clock of the reference clock oscillator 9, and the system is balanced.

ここで、デイスク1の回転が変化し、回転数が
速く(遅く)なつた場合位相同期ループ14の同
期範囲においては、電圧制御発振器6の出力は、
エツヂ検出器3よりのパルス列に同期したクロツ
クを発振する。電圧制御発振器6のクロツクは基
準クロツク発振器9の基準クロツクより位相が進
み(遅れ)、10の位相−電圧変換器10を通し
て、モータ13の回転数を遅ら(進ま)せる。
Here, when the rotation of the disk 1 changes and the rotation speed becomes faster (slower), within the locking range of the phase locked loop 14, the output of the voltage controlled oscillator 6 becomes:
A clock synchronized with the pulse train from the edge detector 3 is oscillated. The clock of the voltage controlled oscillator 6 leads (lags) the reference clock of the reference clock oscillator 9 in phase, and causes the rotational speed of the motor 13 to lag (lead) through the 10 phase-voltage converters 10.

又、デイスク1の回転変化によつて、位相同期
ループ14の同期がはずれて、回転数が速く(遅
く)なつた場合には、最小パルス長検出器7(最
大パルス長検出器8)は、エツヂ検出器3よりの
パルス列の最小パルス間隔(最大パルス間隔)
が、電圧制御発振器6のクロツクで、Nnioクロツ
ク以上(Nnaxクロツク以下)となるように、電
圧制御発振器6の発振周波数を上げる(下げる)。
この電圧制御発振器6の発振周波数は基準クロツ
ク発振器9のクロツクより大きく(小さく)な
り、変換器10,11及びモータ駆動回路12よ
りモータ13の回転数を下げ(上げ)て、位相同
期ループ14が同期する回転数にデイスク1を回
転させる。
Furthermore, when the rotational speed of the disk 1 becomes out of synchronization with the phase-locked loop 14 and the rotational speed becomes faster (slower), the minimum pulse length detector 7 (maximum pulse length detector 8) Minimum pulse interval (maximum pulse interval) of pulse train from edge detector 3
is the clock of the voltage controlled oscillator 6, and increases (lowers) the oscillation frequency of the voltage controlled oscillator 6 so that it becomes greater than or equal to N nio clocks (less than N nax clocks).
The oscillation frequency of this voltage controlled oscillator 6 becomes larger (lower) than the clock of the reference clock oscillator 9, and the rotation speed of the motor 13 is lowered (raised) by the converters 10, 11 and the motor drive circuit 12, and the phase locked loop 14 is activated. Rotate disk 1 to the synchronized rotation speed.

以上のように構成することによつて、再生位置
を他の手段によつて検出することなく、デイスク
を線速度一定回転させることができる。又、位相
同期ループ14の同期引き込み範囲を拡大するこ
とができる。
By configuring as described above, the disk can be rotated at a constant linear velocity without detecting the playback position by other means. Furthermore, the locking range of the phase-locked loop 14 can be expanded.

【図面の簡単な説明】[Brief explanation of drawings]

図は、本発明の一実施例を示すブロツク図であ
る。 1…デイスク、3…エツヂ検出器、7…最小パ
ルス長検出器、8…最大パルス長検出器、9…基
準クロツク発振器、10…位相−電圧変換器、1
1…周波数−電圧変換器、13…モータ、14…
位相同期ループ。
The figure is a block diagram showing one embodiment of the present invention. DESCRIPTION OF SYMBOLS 1...Disk, 3...Edge detector, 7...Minimum pulse length detector, 8...Maximum pulse length detector, 9...Reference clock oscillator, 10...Phase-voltage converter, 1
1... Frequency-voltage converter, 13... Motor, 14...
Phase-locked loop.

Claims (1)

【特許請求の範囲】[Claims] 1 螺旋状もしくは同心円状に情報が記録されて
いるデイスクから再生された情報の最小、最大エ
ツヂ間隔があらかじめ決まつているデイスク再生
装置において、上記デイスクより読み出された信
号のエツジより、再生同期クロツクを生成する手
段と、再生同期クロツクとデイスクより読み出し
た入力信号のエツヂ間隔を比較して、あらかじめ
決まつている上記入力信号の最小エツヂ間隔より
短いエツヂを検出する手段と、最大エツヂ間隔よ
り長いエツヂ間隔を検出する手段と、再生同期ク
ロツクを生成する位相同期ループ中の電圧制御発
振器の発振周波数をこれによつて上下させ、以つ
て入力信号のエツヂ間隔が、最小エツヂ間隔以
上、最大エツヂ間隔以下となるようにする手段を
有し、前記電圧制御発振器の発振周波数(又はこ
れを分周したもの)と基準周波数の周波数・位相
を比較してデイスクの回転数を制御するように構
成したことを特徴とするデイスク再生装置。
1. In a disk playback device in which the minimum and maximum edge intervals of information played back from a disk on which information is recorded in a spiral or concentric pattern are predetermined, playback synchronization is determined from the edges of the signal read from the disk. means for generating a clock; means for comparing an edge interval of an input signal read from a disk with a reproduced synchronized clock to detect an edge shorter than a predetermined minimum edge interval of said input signal; means for detecting long edge spacings and thereby raising or lowering the oscillation frequency of a voltage controlled oscillator in a phase-locked loop for generating a regenerative synchronized clock such that the edge spacing of the input signal is greater than or equal to the minimum edge spacing and the maximum edge spacing is greater than or equal to the minimum edge spacing; The disc is configured to control the rotational speed of the disk by comparing the oscillation frequency (or a frequency division thereof) of the voltage controlled oscillator with the frequency and phase of the reference frequency. A disc playback device characterized by:
JP271583A 1983-01-10 1983-01-10 Disk reproducing device Granted JPS59127270A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP271583A JPS59127270A (en) 1983-01-10 1983-01-10 Disk reproducing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP271583A JPS59127270A (en) 1983-01-10 1983-01-10 Disk reproducing device

Publications (2)

Publication Number Publication Date
JPS59127270A JPS59127270A (en) 1984-07-23
JPH031746B2 true JPH031746B2 (en) 1991-01-11

Family

ID=11536996

Family Applications (1)

Application Number Title Priority Date Filing Date
JP271583A Granted JPS59127270A (en) 1983-01-10 1983-01-10 Disk reproducing device

Country Status (1)

Country Link
JP (1) JPS59127270A (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57198579A (en) * 1981-05-29 1982-12-06 Sony Corp Disc reproducing device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS57198579A (en) * 1981-05-29 1982-12-06 Sony Corp Disc reproducing device

Also Published As

Publication number Publication date
JPS59127270A (en) 1984-07-23

Similar Documents

Publication Publication Date Title
JPH0462154B2 (en)
US5666341A (en) Data detection apparatus
JP2926900B2 (en) Disc playback device
JPH0756730B2 (en) Spindle servo circuit
CA1171174A (en) Servo system
JP2891125B2 (en) Optical disc playback device
JPH0773367B2 (en) Recorded information reproducing device
JPH04298857A (en) Rotation control device for disk player
JP3970974B2 (en) Digital signal phase comparison method, phase comparator, PLL circuit, data demodulation circuit, and data reading device
JP2000357337A (en) Optical disk reproducing device
JPH031746B2 (en)
JP2876601B2 (en) Synchronization detection device for digital disk playback device
JPH028554B2 (en)
JP2876602B2 (en) Synchronization detection device for digital disk playback device
JPH0450673B2 (en)
JPS6232378Y2 (en)
JPH06150569A (en) Optical disk device
JPH03711B2 (en)
JPH0528657A (en) Digital recording and reproducing device
JPH0773581A (en) Control device for rotating disk of optical disk device
JPH0412541B2 (en)
JP2612632B2 (en) Information recording / reproducing device
JPS60171680A (en) Digital audio disk reproducing device
JP2618219B2 (en) Disc-shaped recording medium recording method
JPS6259386B2 (en)