JPH03113530U - - Google Patents
Info
- Publication number
- JPH03113530U JPH03113530U JP2204090U JP2204090U JPH03113530U JP H03113530 U JPH03113530 U JP H03113530U JP 2204090 U JP2204090 U JP 2204090U JP 2204090 U JP2204090 U JP 2204090U JP H03113530 U JPH03113530 U JP H03113530U
- Authority
- JP
- Japan
- Prior art keywords
- clock
- type latch
- input terminal
- circuit
- delayed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000003111 delayed effect Effects 0.000 claims 3
- 238000000605 extraction Methods 0.000 claims 3
- 239000000284 extract Substances 0.000 claims 2
- 230000001934 delay Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 8
- 238000007796 conventional method Methods 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
- Tests Of Electronic Circuits (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2204090U JPH084749Y2 (ja) | 1990-03-05 | 1990-03-05 | クロック抽出回路 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2204090U JPH084749Y2 (ja) | 1990-03-05 | 1990-03-05 | クロック抽出回路 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPH03113530U true JPH03113530U (US20100056889A1-20100304-C00004.png) | 1991-11-20 |
JPH084749Y2 JPH084749Y2 (ja) | 1996-02-07 |
Family
ID=31525063
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2204090U Expired - Fee Related JPH084749Y2 (ja) | 1990-03-05 | 1990-03-05 | クロック抽出回路 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH084749Y2 (US20100056889A1-20100304-C00004.png) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007172583A (ja) * | 2005-12-22 | 2007-07-05 | Sony Computer Entertainment Inc | 演算処理装置およびクロック制御方法 |
JP2009545262A (ja) * | 2006-07-31 | 2009-12-17 | モサイド・テクノロジーズ・インコーポレーテッド | クロックエッジ復元を有するパルスカウンタ |
-
1990
- 1990-03-05 JP JP2204090U patent/JPH084749Y2/ja not_active Expired - Fee Related
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2007172583A (ja) * | 2005-12-22 | 2007-07-05 | Sony Computer Entertainment Inc | 演算処理装置およびクロック制御方法 |
JP4566180B2 (ja) * | 2005-12-22 | 2010-10-20 | 株式会社ソニー・コンピュータエンタテインメント | 演算処理装置およびクロック制御方法 |
JP2009545262A (ja) * | 2006-07-31 | 2009-12-17 | モサイド・テクノロジーズ・インコーポレーテッド | クロックエッジ復元を有するパルスカウンタ |
Also Published As
Publication number | Publication date |
---|---|
JPH084749Y2 (ja) | 1996-02-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPH03113530U (US20100056889A1-20100304-C00004.png) | ||
JPS60111126U (ja) | リセツト付遅延回路 | |
JPH0475430U (US20100056889A1-20100304-C00004.png) | ||
JPS6028799U (ja) | 残響付加装置 | |
JPS6030498U (ja) | エコ−回路 | |
JPH02148474U (US20100056889A1-20100304-C00004.png) | ||
JPS58120921U (ja) | クロツク信号回路の構成 | |
JPS59180208U (ja) | エンフアシス切り換え回路 | |
JPS63185319U (US20100056889A1-20100304-C00004.png) | ||
JPS5882039U (ja) | 位相比較回路 | |
JPS596299U (ja) | バ−ンアウト回路 | |
JPH0310639U (US20100056889A1-20100304-C00004.png) | ||
JPH02120925U (US20100056889A1-20100304-C00004.png) | ||
JPS63140735U (US20100056889A1-20100304-C00004.png) | ||
JPS60158332U (ja) | リセツト回路 | |
JPS59161779U (ja) | 櫛形濾波装置 | |
JPS611926U (ja) | パルスデユ−テイ整形回路 | |
JPS58166294U (ja) | 貫通電流防止回路 | |
JPS5899977U (ja) | 映像信号の処理回路 | |
JPS59119644U (ja) | ゲ−トアレ−ic | |
JPS63149934A (ja) | クロツク抽出回路 | |
JPS6125687U (ja) | 多点入力検出回路 | |
JPS60111599U (ja) | デコ−ダ回路 | |
JPS5978735U (ja) | 信号異常検出回路 | |
JPS63159425U (US20100056889A1-20100304-C00004.png) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |