JPH03104757U - - Google Patents

Info

Publication number
JPH03104757U
JPH03104757U JP1990014604U JP1460490U JPH03104757U JP H03104757 U JPH03104757 U JP H03104757U JP 1990014604 U JP1990014604 U JP 1990014604U JP 1460490 U JP1460490 U JP 1460490U JP H03104757 U JPH03104757 U JP H03104757U
Authority
JP
Japan
Prior art keywords
connection terminal
bare chips
chips
mounting structure
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP1990014604U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP1990014604U priority Critical patent/JPH03104757U/ja
Publication of JPH03104757U publication Critical patent/JPH03104757U/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48145Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)
JP1990014604U 1990-02-15 1990-02-15 Pending JPH03104757U (US07709020-20100504-C00041.png)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP1990014604U JPH03104757U (US07709020-20100504-C00041.png) 1990-02-15 1990-02-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP1990014604U JPH03104757U (US07709020-20100504-C00041.png) 1990-02-15 1990-02-15

Publications (1)

Publication Number Publication Date
JPH03104757U true JPH03104757U (US07709020-20100504-C00041.png) 1991-10-30

Family

ID=31517955

Family Applications (1)

Application Number Title Priority Date Filing Date
JP1990014604U Pending JPH03104757U (US07709020-20100504-C00041.png) 1990-02-15 1990-02-15

Country Status (1)

Country Link
JP (1) JPH03104757U (US07709020-20100504-C00041.png)

Similar Documents

Publication Publication Date Title
JP2001156251A (ja) 半導体装置
JPH03104757U (US07709020-20100504-C00041.png)
JP3625714B2 (ja) 半導体装置
JP2587722Y2 (ja) 半導体装置
JPS646038U (US07709020-20100504-C00041.png)
JPS63197356U (US07709020-20100504-C00041.png)
JPS6416636U (US07709020-20100504-C00041.png)
JPS6033457U (ja) 半導体装置
JPH01125541U (US07709020-20100504-C00041.png)
JPS6413144U (US07709020-20100504-C00041.png)
JPH02127040U (US07709020-20100504-C00041.png)
JPH03102747U (US07709020-20100504-C00041.png)
JPH0345649U (US07709020-20100504-C00041.png)
JPH01146548U (US07709020-20100504-C00041.png)
JPS63164245U (US07709020-20100504-C00041.png)
JPS63167782U (US07709020-20100504-C00041.png)
JPH0226243U (US07709020-20100504-C00041.png)
JPS6165744U (US07709020-20100504-C00041.png)
JPS622248U (US07709020-20100504-C00041.png)
JPS5881940U (ja) 半導体素子の取付構造
JPS5842940U (ja) 混成集積回路装置
JPH0192143U (US07709020-20100504-C00041.png)
JPH01174940U (US07709020-20100504-C00041.png)
JPS59121849U (ja) 混成集積回路装置
JPS63145343U (US07709020-20100504-C00041.png)