JPH0310397U - - Google Patents

Info

Publication number
JPH0310397U
JPH0310397U JP7052989U JP7052989U JPH0310397U JP H0310397 U JPH0310397 U JP H0310397U JP 7052989 U JP7052989 U JP 7052989U JP 7052989 U JP7052989 U JP 7052989U JP H0310397 U JPH0310397 U JP H0310397U
Authority
JP
Japan
Prior art keywords
signal
ram
output
cpu
static ram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7052989U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7052989U priority Critical patent/JPH0310397U/ja
Publication of JPH0310397U publication Critical patent/JPH0310397U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Dram (AREA)
JP7052989U 1989-06-15 1989-06-15 Pending JPH0310397U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7052989U JPH0310397U (enExample) 1989-06-15 1989-06-15

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7052989U JPH0310397U (enExample) 1989-06-15 1989-06-15

Publications (1)

Publication Number Publication Date
JPH0310397U true JPH0310397U (enExample) 1991-01-31

Family

ID=31606752

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7052989U Pending JPH0310397U (enExample) 1989-06-15 1989-06-15

Country Status (1)

Country Link
JP (1) JPH0310397U (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5928015U (ja) * 1982-08-17 1984-02-21 日本ケ−ス株式会社 包装箱

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5928015U (ja) * 1982-08-17 1984-02-21 日本ケ−ス株式会社 包装箱

Similar Documents

Publication Publication Date Title
KR910005174A (ko) 이중영역 기억장치 제어기 및 그 제어방법
JPH0310397U (enExample)
JPS6215199U (enExample)
ATE242900T1 (de) Verfahren, system und rechnerprogramm für das überlappen und übertragen von graphischen daten mit einem einzelnen prozessor
JPS6273494A (ja) ランダムアクセスメモリ制御装置
JPH03107749U (enExample)
JPS60640U (ja) Ｄｍａ処理とプログラム計測モ−ドの並行処理システム
JPS61137294A (ja) メモリ集積回路
KR940007285Y1 (ko) Vme 인터페이스버스 메모리보드의 디램 사이클 아비트레이션 로직
JPH0356983U (enExample)
JPS6429144A (en) Packet switch using ram arbiter
JPH01120251U (enExample)
JPH0196047U (enExample)
JPS63144494A (ja) メインメモリ−のリフレツシユ方式
KR960025066A (ko) 상용디램을 이용한 듀얼포트 메모리 시스템
JPS5442944A (en) Refresh address control system for memory
JPS6338195U (enExample)
JPH0187274U (enExample)
JPH06103766A (ja) Ｄｒａｍリフレッシュアービタ回路
JPS61162160U (enExample)
JPS62166540U (enExample)
JPH022751U (enExample)
JPS6433792A (en) Refresh interval timer
JPS6484388A (en) Segment plotting device
JPS61147444U (enExample)