JPH03100341U - - Google Patents
Info
- Publication number
- JPH03100341U JPH03100341U JP766490U JP766490U JPH03100341U JP H03100341 U JPH03100341 U JP H03100341U JP 766490 U JP766490 U JP 766490U JP 766490 U JP766490 U JP 766490U JP H03100341 U JPH03100341 U JP H03100341U
- Authority
- JP
- Japan
- Prior art keywords
- signals
- relays
- signal generator
- external device
- memories
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 230000015654 memory Effects 0.000 claims description 3
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Relay Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP766490U JPH03100341U (enExample) | 1990-01-30 | 1990-01-30 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP766490U JPH03100341U (enExample) | 1990-01-30 | 1990-01-30 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH03100341U true JPH03100341U (enExample) | 1991-10-21 |
Family
ID=31511319
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP766490U Pending JPH03100341U (enExample) | 1990-01-30 | 1990-01-30 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH03100341U (enExample) |
-
1990
- 1990-01-30 JP JP766490U patent/JPH03100341U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5867443A (en) | Shared bitline heterogeneous memory | |
| JPH03100341U (enExample) | ||
| JPH022751U (enExample) | ||
| JPS63163541U (enExample) | ||
| JPH0317834U (enExample) | ||
| JPH0447760U (enExample) | ||
| JPS6184953U (enExample) | ||
| JPH02111841U (enExample) | ||
| JPH0452253U (enExample) | ||
| JPH0164200U (enExample) | ||
| JPS61107049U (enExample) | ||
| JPS58138146U (ja) | シリアルデ−タ入力装置 | |
| KR940001160A (ko) | 메모리 번지 데이타를 선행 선택하는 신호처리 구조 | |
| JPS5847945U (ja) | 要求信号処理回路 | |
| JPS63193299U (enExample) | ||
| JPH0473228U (enExample) | ||
| JPH0161746U (enExample) | ||
| JPS62183263U (enExample) | ||
| JPH01120251U (enExample) | ||
| JPH0235220U (enExample) | ||
| JPH0350255U (enExample) | ||
| JPH0279631U (enExample) | ||
| JPH0166697U (enExample) | ||
| JPH0482736U (enExample) | ||
| JPH0361723U (enExample) |