JPH0286744U - - Google Patents

Info

Publication number
JPH0286744U
JPH0286744U JP16587088U JP16587088U JPH0286744U JP H0286744 U JPH0286744 U JP H0286744U JP 16587088 U JP16587088 U JP 16587088U JP 16587088 U JP16587088 U JP 16587088U JP H0286744 U JPH0286744 U JP H0286744U
Authority
JP
Japan
Prior art keywords
parallel
shift register
latch circuit
line head
cpu
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16587088U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16587088U priority Critical patent/JPH0286744U/ja
Publication of JPH0286744U publication Critical patent/JPH0286744U/ja
Pending legal-status Critical Current

Links

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図はブロツク説明図、第2図は説明図、第
3図は説明図、第4図は説明図、第5図は従来技
術の説明図である。 2……シフトレジスタ、4……ラツチ回路、6
……作画ドツト、8……トランジスタアレー、1
0……シフトレジスタ、12,14……シフトレ
ジスタ、16……CPU、18〜25……シフト
レジスタ、26……ラツチ回路、28,30,3
2……シフトレジスタ、60……トランジスタア
レー、62……作画ドツト。
1 is an explanatory diagram of a block, FIG. 2 is an explanatory diagram, FIG. 3 is an explanatory diagram, FIG. 4 is an explanatory diagram, and FIG. 5 is an explanatory diagram of the prior art. 2...Shift register, 4...Latch circuit, 6
...Drawing dot, 8...Transistor array, 1
0... Shift register, 12, 14... Shift register, 16... CPU, 18-25... Shift register, 26... Latch circuit, 28, 30, 3
2...Shift register, 60...Transistor array, 62...Drawing dot.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] パラレル入出力端を有するラツチ回路がラツチ
したパラレル作画データに基づきトランジスタア
レーを駆動し、作画ドツトをオンオフして印字を
行うようにしたラインヘツドに、CPUのパラレ
ル作画データを転送する装置において、前記CP
Uのパラレル出力バスのそれぞれにシリアルイン
・パラレルアウト型のシフトレジスタを接続し、
該各シフトレジスタの対応する出力端を前記ラツ
チ回路の入力側にパラレルに接続したことを特徴
とするラインヘツドにおけるデータ転送装置。
In an apparatus for transferring parallel drawing data from a CPU to a line head which drives a transistor array based on parallel drawing data latched by a latch circuit having parallel input/output terminals and turns on and off printing dots to perform printing, the CPU
Connect a serial-in/parallel-out type shift register to each of the U's parallel output buses,
A data transfer device at a line head, characterized in that a corresponding output end of each shift register is connected in parallel to an input side of the latch circuit.
JP16587088U 1988-12-22 1988-12-22 Pending JPH0286744U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16587088U JPH0286744U (en) 1988-12-22 1988-12-22

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16587088U JPH0286744U (en) 1988-12-22 1988-12-22

Publications (1)

Publication Number Publication Date
JPH0286744U true JPH0286744U (en) 1990-07-10

Family

ID=31452748

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16587088U Pending JPH0286744U (en) 1988-12-22 1988-12-22

Country Status (1)

Country Link
JP (1) JPH0286744U (en)

Similar Documents

Publication Publication Date Title
JPH0286744U (en)
JPH03100469U (en)
JPS6194951U (en)
JPS5884251U (en) printer
JPH01153241U (en)
JPS62109253U (en)
JPH03109842U (en)
JPS629535U (en)
JPH0214153U (en)
JPS5869458U (en) Printing control device
JPH02133742U (en)
JPS589744U (en) impact dot printer
JPS63163946U (en)
JPS61143859U (en)
JPH0172646U (en)
JPH0189148U (en)
JPS6214541U (en)
JPH0255325U (en)
JPS62125953U (en)
JPH0191954U (en)
JPS6262303U (en)
JPS63133762U (en)
JPS63132737U (en)
JPS58167938U (en) printer device
JPS6294045U (en)