JPH0264236U - - Google Patents

Info

Publication number
JPH0264236U
JPH0264236U JP14409788U JP14409788U JPH0264236U JP H0264236 U JPH0264236 U JP H0264236U JP 14409788 U JP14409788 U JP 14409788U JP 14409788 U JP14409788 U JP 14409788U JP H0264236 U JPH0264236 U JP H0264236U
Authority
JP
Japan
Prior art keywords
circuit
pulse input
presettable
microcomputer
pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP14409788U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP14409788U priority Critical patent/JPH0264236U/ja
Publication of JPH0264236U publication Critical patent/JPH0264236U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Channel Selection Circuits, Automatic Tuning Circuits (AREA)
  • Manipulation Of Pulses (AREA)

Description

【図面の簡単な説明】[Brief explanation of drawings]

第1図は本考案のパルスカウンタ回路の一実施
例を示す回路ブロツク図、第2図、第3図は第1
図におけるパルスカウンタ回路の入出力動作波形
の例を示す波形図、第4図は従来のパルスカウン
タ回路の一例を示す回路ブロツク図である。 1……プリセツタブルアツプダウンカウンタ、
2……マイクロコンピユータ、3……論理和回路
FIG. 1 is a circuit block diagram showing one embodiment of the pulse counter circuit of the present invention, and FIGS.
FIG. 4 is a waveform diagram showing an example of input/output operation waveforms of the pulse counter circuit in the figure, and FIG. 4 is a circuit block diagram showing an example of a conventional pulse counter circuit. 1...Presettable up-down counter,
2...Microcomputer, 3...OR circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] アツプパルス入力とダウンパルス入力とを備え
マイクロコンピユータにより加減算を行なうパル
スカウンタ回路において、データのプリセツトが
可能なプリセツタブル回路を付加してヒステリシ
ス特性を持たせることを特徴とするパルスカウン
タ回路。
A pulse counter circuit which is equipped with an up pulse input and a down pulse input and which performs addition and subtraction by a microcomputer is characterized in that it has a hysteresis characteristic by adding a presettable circuit that can preset data.
JP14409788U 1988-11-02 1988-11-02 Pending JPH0264236U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP14409788U JPH0264236U (en) 1988-11-02 1988-11-02

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP14409788U JPH0264236U (en) 1988-11-02 1988-11-02

Publications (1)

Publication Number Publication Date
JPH0264236U true JPH0264236U (en) 1990-05-15

Family

ID=31411500

Family Applications (1)

Application Number Title Priority Date Filing Date
JP14409788U Pending JPH0264236U (en) 1988-11-02 1988-11-02

Country Status (1)

Country Link
JP (1) JPH0264236U (en)

Similar Documents

Publication Publication Date Title
JPH0264236U (en)
JPH039002U (en)
JPS5865578U (en) Chiyotsupa test equipment
JPS6419808U (en)
JPH0179144U (en)
JPS5995490U (en) counter device
JPS5911305U (en) Automatic operation position setting device for chairs, etc.
JPH03122375U (en)
JPS62121076U (en)
JPH02108230U (en)
JPS648046U (en)
JPS6228262U (en)
JPS6397576U (en)
JPS6088282U (en) Instantaneous tracking type F/V converter
JPS6286781U (en)
JPH0314818U (en)
JPS6434693U (en)
JPH02108124U (en)
JPS6380647U (en)
JPS6223336U (en)
JPS60135791U (en) display device
JPS60142299U (en) Forklift lift control device
JPS63163995U (en)
JPH0191902U (en)
JPS63140759U (en)